# UNIVERSITY OF MINES AND TECHNOLOGY, TARKWA



# FACULTY OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

# THESIS REPORT ENTITLED

MITIGATION OF HARMONICS IN POWER DISTRIBUTION SYSTEMS USING DISTRIBUTION STATIC COMPENSATOR

> BY CHRISTIAN DZAH

SUBMITTED IN FULFILLMENT OF THE REQUIREMENT FOR THE AWARD OF THE DEGREE OF MASTER OF PHILOSOPHY IN ELECTRICAL AND ELECTRONIC ENGINEERING

THESIS SUPERVISORS

DR FRANCIS B. EFFAH

MR ERWIN NORMANYO

TARKWA, GHANA MARCH 2019

#### **DECLARATION**

I declare that this thesis is my own work. It is being submitted for the degree of Master of Philosophy in Electrical and Electronic Engineering in the University of Mines and Technology (UMaT), Tarkwa. It has not been submitted for any degree or examination in any other University.

(Signature of Candidate)

..... day of June, 2019



#### ABSTRACT

The quality of electric power is of major concern for both electric utilities and the end users of electric power in the wake of widespread use of nonlinear loads. Nonlinear loads normally draw non-sinusoidal (also called harmonics) currents and voltages at the point of connection with the utility grid and distribute them throughout the system causing protective relays and switchgear malfunctions, communication interference, incorrect meter readings, overheating of conductors, insulation degradation, and power transformer failures. In this research, focus was given to the harmonics generated by nonlinear loads using synchronous reference frame theory-based distribution static compensator. A distribution system having a stiff power source, linear and nonlinear loads, has been modelled in MATLAB/Simulink version 2017a software environment. For the control system design, proportional integral controllers were used for both voltage and current controls. Voltage source inverter with sinusoidal pulse width modulation was also employed for generating the alternating current. The investigation of harmonics by way of simulations, was carried out using the fast fourier transform from the MATLAB software to evaluate the total harmonic distortion generated by the nonlinear load with and without DSTATCOM connected. The simulation results indicated that at steady state voltage values of V<sub>dc</sub> of 489 V, 555 V and 575 V, the current THD stood at 5.71%, 6.89% and 6.26%, respectively after mitigation giving a minimum of 55.8% reduction of harmonics in the source current. The distribution static compensator stands to be recommended for current harmonics mitigation in low voltage distribution systems.

### **DEDICATION**

# To God Be the Glory

This thesis report is dedicated to the following:

My son

Ethan Senam Dzah



#### ACKNOWLEDGEMENTS

This thesis work has been completed not by my strength but through the grace of God, for He has been my support and protector throughout the programme.

At this point of my career, I know I am indebted to many individuals for their support, encouragement and guidance. I would therefore like to express my heartfelt gratitude to my gallant supervisors Dr Francis B. Effah and Mr Erwin Normanyo. Their guidance, technical discussions and constant encouragements accompanied with patience have actually helped me in the completion of this work. It is true that, their immense experience and understanding of the topic helped me in tackling some of the difficult challenges encountered in doing this research work. I thank them for all that they have done for me. I would like to acknowledge Dr Solomon Nunoo who is also the Head of Department, Electrical and Electronic Engineering, for his effort and countless enlightening conversations which led to the achievement of this goal. To all lecturers in the Electrical and Electronic Engineering Department, I say, thank you for the knowledge impacted in me.

Nothing in life is possible without the love and support from one's family. I would therefore like to express my sincere gratitude to my lovely wife Doris Mawufemor Adukpoh for her sacrifices, patience, support and unconditional love. I would like to express my undying love and gratitude to my mother Sesime Kumah Dzah (Mrs) and father Fritz K. Dzah for their lifetime support, encouragement and education. Their love and blessings made everything I have accomplished possible. I would also like to thank all my siblings for their prayers, constant support in diverse ways and encouragement. Last but not the least, I would like to express my gratitude to all my course mates for their support. May the almighty God continue to guard and guide each and every one of us for a better future.

# **TABLE OF CONTENTS**

Cont	ent	Page
DEC	LARATION	i
ABS	ГКАС	ii
DED	ICATION	iii
ACK	NOWLEDGEMENTS	iv
TAB	LE OF CONTENTS	$\mathbf{V}$
LIST	OF FIGURES	ix
LIST	OF TABLES	xii
LIST	OF ABBREVIATIONS	xiii
LIST	OF SYMBOLS	XV
INTE	ERNATIONAL SYSTE <mark>M OF UNITS (SI UNIT</mark> S)	xviii
СНА	PTER 1 GENERAL INTRODUCTION	1
1.1	Background to the Research	1
1.2	Problem Definition	2
1.3	Purpose of the Research	5
1.4	Objectives of the Research	5
1.5	Expected Outcomes	5
1.6	Research Questions and Hypothesis	5
1.7	Scope of the Research	6
1.8	Research Methods Used	6
1.9	Facilities Used for the Research	6
1.10	Significance of the Research	6
1.11	Limitations of the Research	7
1.12	Definition of Terms and Key Concepts	7
1.13	Organisation of the Thesis	9
СНА	PTER 2 LITERATURE REVIEW	10
2.1	Introduction	10
2.2	Harmonics in Power Distribution Systems	10

	2.2.1	Definition of Harmonics	11
	2.2.2	Harmonic Current	11
	2.2.3	Harmonic Voltage	12
	2.2.4	Harmonic Distortion	12
	2.2.5	Harmonic Phase Sequences	13
	2.2.6	Triplen Harmonics	13
	2.2.7	Harmonic Indices	13
2.3	Harm	onics Filtering Techniques	15
	2.3.1	Passive Filtering of Harmonics	16
	2.3.2	Active Filtering of Harmonics	17
	2.3.3	Hybrid Harmonic Filter	17
2.4	Two-I	Level Voltage Source Converter for Harmonic Mitigation	18
2.5	Multil	evel Converter for Harmonic Mitigation	19
	2.5.1	Diode Clamped Multilevel Inverter	20
	2.5.2	Flying Capacitor Multilevel Inverter	21
	2.5.3	Cascaded H-Bridge Multilevel Inverter	23
	2.5.4	Hybrid H-Bridge Multilevel Inverter	24
2.6	Custo	m Power Devices for Mitigation of Harmonics	24
	2.6.1	Distribution Static Compensator	25
	2.6.2	Dynamic Voltage Restorer	27
	2.6.3	Unified Power Quality Controller	27
2.7	Propo	rtional-Integral-Derivative Control	28
2.8	Revie	w of Related Works on the Mitigation of Harmonics in Power	31
	Distri	bution Systems	
2.9	Summ	ary	32
CHAI	PTER 3	3 METHODOLOGY	34
3.1	Introd	uction	34
3.2	Gener	al Description of the Proposed System	34

3.3	The AC Voltage Source	35
3.4	The Three Winding Isolation Transformer	37
3.5	Resistive – Inductive Load and the Rectifier	38
3.6	Distribution Static Compensator	40
	3.6.1 Operating Principle of DSTATCOM	41
	3.6.2 Synchronous Reference Frame Theory	43
	3.6.3 The Phase Locked Loop	47
	3.6.4 Three Level Neutral Point Clamped Voltage Source Inverter	48
	3.6.5 DC Capacitor and DC-Link Bus Voltage	50
	3.6.6 Inverter Output Filter	51
	3.6.7 Sinusoidal Pulse Width Modulation Voltage Controller	52
	3.6.8 Control System	53
3.7	Design of the Control System	54
	3.7.1 Governing Equations of the Control System	57
3.8	Computer Simulations	63
3.9	Summary	65
СНА	PTER 4 RESULTS AND DISCUSSIONS	66
	20011500 - SEVERS	
4.1	Introduction	66
4.2	Simulation Test Results on the System	66
4.3	Simulation Results with and without DSTATCOM	68
4.4	Summary of Findings	76
СНА	PTER 5 CONCLUSIONS AND RECOMMENDATIONS	77
5.1	Conclusions	77
5.2	Recommendations	77
5.3	Research Contributions	78
5.4	Future Research Directions	78

REFERENCES	79
APPENDICES	87
APPENDIX A HARMONICS STANDARDS	87
APPENDIX B C-SOURCE CODES FOR THE CONTROL SYSTEM	88



#### LIST OF FIGURES

#### Figure Title Page 1.1 Harmonic Waveforms Superimposed on the Fundamental Frequency Signal 4 1.2 Distorted Wave Composed by the Superposition of a 50 Hz Fundamental 4 and Smaller 3<sup>rd</sup> and 5<sup>th</sup> Harmonics 2.1 Voltage Harmonic Waveforms as a Result of Nonlinear Loads 11 2.2 Typical Current Waveform due to Nonlinear Load 12 2.3 Schematic Diagram of the Connection of Passive Filter 16 2.4 Schematic Diagram of Active Shunt Filter with Nonlinear Load 17 2.5 Schematic Diagram of Hybrid Power Filter as a Combination of Active 18 Shunt and Passive Shunt Filters 2.6 Three Phase Two Level Voltage Source Converter 19 2.7 Types of Multilevel Inverter Topologies 20 2.8 21 Schematic Diagram of Three Level Diode Clamped Inverter 2.9 Schematic Diagram of Three Level Flying Capacitor Inverter 22 2.10 Schematic Diagram of Cascaded H-Bridge Multilevel Inverter 23 2.11 Schematic Diagram of Hybrid H-Bridge Multilevel Inverter 24 2.12 Current Source Converter-based DSTATCOM 26 2.13 Voltage Source Converter-based DSTATCOM 26 2.14 Location of a Dynamic Voltage Restorer 27 2.15 Block Diagram of Unity Feedback Control System 28 3.1 Block Diagram of the Designed System 35 3.2 Circuit Diagram of a Three Winding Transformer 38 3.3 Block Diagram of the Structure of DSTATCOM 41 3.4 Simplified Configuration of VSI-based DSTATCOM 41 3.5 Phasor Diagram of D-Q Transformation 43 3.6 44 **Control Stages and Respective Reference Frame** 3.7 Block Diagram of Synchronous Reference Frame based Reference Current 44 Extraction 3.8 48 Block Diagram of the Phase Locked Loop 3.9 The Three Level Neutral Point Clamped Voltage Source Inverter 49

3.10	Simplified Model of a Comparator	53
3.11	An Illustration of Pulse Width Modulation	53
3.12	Block Diagram of the Control Structure of DSTATCOM	54
3.13	General Block Diagram of the Closed Loop Control System	55
3.14	Simplified Block Diagram of the Control System	56
3.15	Block Diagram Depicting the Voltage and Current Control Loop	56
3.16	Transfer Function Version of the Voltage and Current Control Loops	61
3.17	Simulink Implementation for the Control System	61
3.18	Response of the Control System for the First Case	62
3.19	Response of the Control System for the Second Case	62
3.20	Response of the Control System for the Third Case	62
3.21	The Complete Circuit Implementation of Proposed System in	64
	MATLAB/Simulink Software	
4.1	Line – to – Line Stepped Output Voltage of 3-Level NPC Inverter	67
4.2	Response of the Control System	67
4.3	Source Voltage and Current Waveforms with Linear Load Connected	68
4.4	Line – to – Line Output Voltage of VSI and Response of the System	68
4.5	Source Voltage and Current Waveforms for Nonlinear Load with	69
	DSATACOM Connected at 0.2 secs	
4.6	Source Voltage and Current Waveforms with Nonlinear Load 1 without	70
	DSTATCOM	
4.7	Result of FFT Analysis of Source Current without DSTATCOM showing	71
	waveform and Spectrum	
4.8	Result of FFT Analysis of Source Current with DSTATCOM showing	71
	waveform and Spectrum	
4.9	Response of the Control System when "Load 1" is Connected	72
4.10	Source Voltage and Current Waveforms with Nonlinear Load 2 without	72
	STATCOM	
4.11	Result of FFT Analysis of Source Current without DSTATCOM showing	72
	waveform and Spectrum	
4.12	Result of FFT Analysis of Source Current without DSTATCOM showing	73
	waveform and Spectrum	
4.13	Response of the Control System when "Load 2" is Connected	73

4.14	Source Voltage and Current Waveforms with Nonlinear Load 3 without	73
	DSTATCOM	
4.15	Result of FFT Analysis of Source Current without DSTATCOM showing	74
	waveform and Spectrum	
4.16	Result of FFT Analysis of Source Current with DSTATCOM showing	74
	waveform and Spectrum	
4.17	Response of the Control System when "Load 3" is Connected	75



## LIST OF TABLES

# TableTitlePage2.1Effect of PID Controller Gain Parameters on a Control System293.1Switching States of the Three-Level Neutral Point Clamped VSI504.1System Parameters used in the Simulation66

4.2	Total Harmonic Distortion of the Source Current, $i_{s}$ before and after	75
	Mitigation	



# LIST OF ABBREVIATIONS

#### Abbreviation

# Meaning

AC	Alternating Current
BFOA	Bacteria Foraging Optimisation Algorithm
ССМ	Current Control Mode
CPD	Custom Power Device
CSI	Current Source Inverter
DC	Direct Current
DCLV	DC Link Voltage
DSTATCOM	Distribution Static Compensator
DVR	Dynamic Voltage Restorer
ECG	Electricity Company of Ghana
FACTS	Flexible Alternating Current Transmission Systems
FFT	Fast Fourier Transform
GSA	Gravitational Search Algorithm
HAPF	Hybrid Active Power Filter
IEEE	Institute of Electrical and Electronic Engineers
IGBT	Insulated Gate Bipolar Transistor
IRP	Instantaneous Reactive Power
LCL	Inductor Capacitor Inductor
LPF	Low Pass Filter
LSPWM	Level Shifted Pulse Width Modulation
MCPWM	Multi-Carrier Pulse Width Modulation
MLI	Multilevel Inverter
NPC	Neutral Point Clamped
PCC	Point of Common Coupling
PI	Proportional Integral
PID	Proportional Integral Derivative
PLL	Phase Locked Loop
PQ	Power Quality
PR	Proportional Resonance

PSO	Particle Swarm Optimisation
PSPWM	Phase Shifted Pulse Width Modulation
PWM	Pulse Width Modulation
SAPF	Shunt Active Power Filter
SCR	Silicon Control Rectifier
SPWM	Sinusoidal Pulse with Modulation
SRF	Synchronous Reference Frame
SVC	Static Var Compensator
TDD	Total Demand Distortion
THC	Total Harmonic Current
THD	Total Harmonic Distortion
THD <sub>I</sub>	Total Harmonic Current Distortion
THD <sub>V</sub>	Total Harmonic Voltage Distortion
UPQC	Unified Power Quality Compensator
VSC	Voltage Source Converter
VSI	Voltage Source Inverter
	ROMADRE TRUTH AND EXCLUSION

# LIST OF SYMBOLS

Amplitude of the current harmonic	I <sub>n</sub>
Amplitude of the fundamental current	$I_1$
Actual output signal	Y(s)
Angular frequency of the waveform	ω
Cycle that start working the controller	n
Current drawn by the rectifier	Ir
Current ripple factor	I <sub>crp</sub>
Controller output signal	U(s)
Desired input signal	R(s)
DC voltage	V <sub>dc</sub>
Derivative gain	K <sub>d</sub>
DC current	I <sub>dc</sub>
DC link charging current	i <sub>dc</sub>
DC capacitor	C <sub>dc</sub>
Damping coefficient	ξ
Error	e
Equalizing resistance	$R_{E}$
Fundamental frequency	$\mathbf{f}_{\mathbf{o}}$
Full Load fundamental current	$I_L$
Filter current	$I_{F}$
Harmonic frequency	$\mathbf{f}_{\mathbf{h}}$
Harmonic component in the load current of the d – axis	I <sub>dh</sub>
Instantaneous current supply	is
Instantaneous load current	$i_L$
Instantaneous converter current	i <sub>C</sub>
Integral gain	K <sub>i</sub>
Integral gain of voltage	K <sub>iv</sub>

Instantaneous direct current	i <sub>d</sub>
Instantaneous quadrature current	iq
Injected current	I <sub>inj</sub>
Integer number	h
Interface inductor	$L_{f}$
Interface resistor	R <sub>f</sub>
Line – to – line grid voltage	V <sub>LL</sub>
Load current in the $\alpha$ - axis	$I_{L\alpha}$
Load current in the $\beta$ - axis	$I_{L\beta}$
Load current in the d – axis	I <sub>Ld</sub>
Load current in the q – axis	I <sub>Lq</sub>
Modulation index	m
Number of output voltage levels	NL
Number of switches	NS
Number of voltage sources	S
Natural frequency	ω <sub>n</sub>
Overloading factor	а
Phase difference	$\phi$
Proportional gain	K <sub>p</sub>
Proportional gain of voltage	K <sub>pv</sub>
Power rating of the system	S <sub>n</sub>
Peak value of the grid phase voltage	V <sub>m</sub>
Quadrature load current	I <sub>Lq</sub>
Quadrature reference current	I <sub>q_ref</sub>
Quadrature voltage	Vq
Reference dc current	I <sub>dc_ref</sub>
Reference dc voltage	V <sub>dc_ref</sub>

Reference current	I <sub>ref</sub>
rms AC voltage	V <sub>ar</sub> (rms)
Source current	IS
Source voltage	V <sub>S</sub>
Source impedance	$Z_S$
Source resistance	R <sub>S</sub>
Source reactance	X <sub>S</sub>
Source inductance	$L_S$
Switching frequency	f <sub>s</sub>
Total AC current drawn by rectifier and R-L load	
Transformation angle	θ
Time period of the system	Т
Voltage drop	V <sub>dp</sub>
Voltage available to the load	Vo
Voltage at the PCC	V <sub>tpcc</sub>
Voltage in the d – axis	V <sub>d</sub>
Voltage in the q – axis	Vq

# **INTERNATIONAL SYSTEM OF UNITS (SI UNITS)**

Quantity	Unit	Symbol
Time	seconds	S
Frequency	hertz	Hz
Electric current	ampere	А
Electric potential	volt	V
Electric resistance	ohm	Ω
Electric capacitance	farad	F
Inductance	henry	Н



#### **CHAPTER 1**

#### **GENERAL INTRODUCTION**

#### **1.1 Background to the Research**

A pure sinusoidal waveform with zero harmonic distortion is said to be a hypothetical quantity and not practical. The reason being that, even the voltage waveform at the point of generation, contains small amounts of distortion due to non-uniformity in the excitation magnetic field and discrete spatial distribution of coils around the generator stator slots. The distortion at the point of generation is usually very low, typically less than 1.0% (Basim, 2017). The generated voltage is transmitted many hundreds of kilometers, transformed to several levels, and finally distributed to the power consumer. The main objective of the electric utility is to deliver sinusoidal voltage at fairly constant magnitude throughout their system (Jaisiva *et al.*, 2016). The user equipment generates currents that are rich in harmonic frequency components, especially in large commercial or industrial installations. As harmonic currents travel to the power source, the current distortion results into additional voltage distortion due to impedance voltages associated with the various power distribution equipment, such as distribution lines, transformers, cables, and buses. The harmonic distortion is the major source of sine waveform distortion (Priya *et al.*, 2016).

Harmonics are the major source of sinusoidal waveform distortion. Harmonics have become more common in power systems now. Harmonic distortion is caused by nonlinear loads in power systems (Ali *et al.*, 2016). Nonlinear loads are referred to as loads in which the current is not proportional to the applied voltage (Jaisiva *et al.*, 2016). In short, harmonics are integral multiples of the fundamental frequency of the sinusoidal wave that is, harmonics are multiples of the 50 Hz or 60 Hz fundamental voltage and current.

According to Fourier theory, a periodic waveform can be expressed as a sum of pure sine waves of different amplitudes where the frequency of each sinusoid is an integer multiple of the fundamental frequency of the periodic waveform (Jaisiva *et al.*, 2016). A frequency that is an integer multiple of the fundamental frequency is called harmonic frequency, i.e.  $f_h = hf_o$  where  $f_o$  and h are the fundamental frequency and an integer number, respectively.

Harmonics in power systems can lead to system failure if not mitigated. The following are some of the ways by which harmonics may affect the power distribution system (Eyad, 2016):

- i. Overheating of conductors;
- ii. Failure of capacitor due to heat rise;
- iii. False operations and tripping of fuses and circuit breakers;
- iv. Excessive overheating in the transformer;
- v. Interference and operation instability of generators;
- vi. Utility meters may record measurements incorrectly, resulting in higher billings to consumers;
- vii. Harmonics can cause failure of the commutation circuits, found in DC drives and AC drives with Silicon Controlled Rectifiers (SCRs); and
- viii. Computers/telephones may experience interference or failures.

Distribution Static Compensator (DSTATCOM) is the most effective device that can be used in mitigating harmonics in distribution systems (Priya *et al.*, 2016). The primary function of the DSTATCOM is to control the reactive power and also to regulate voltage. It was found that voltage fluctuations were reduced from 2.5% to 0.2% by the use of DSTATCOM (Rani and Jyothi, 2011). This reduces voltage flicker substantially (Bhim *et al.*, 2015; Padiyar, 2007). Therefore, in this research, DSTATCOM will be used as a device for mitigating harmonics in order to unravel the effect of harmonics in power distribution systems. In Ghana, the frequency of power generated is 50 Hz therefore this frequency will be considered in this thesis report.

#### **1.2 Problem Definition**

In reality, the supplied voltage to customers' equipment and the resulting load currents are supposed to be perfect sine waves. But in practice, however, since conditions sometimes are never ideal, these waveforms are often in one way or the other distorted. This deviation from the perfect sinusoidal waveform is usually expressed in terms of harmonic distortion of the voltage and current waveforms. Harmonic distortion in power systems has become a major concern due to the fact that some devices or equipment used by consumers generate currents that are rich in harmonic frequency components such as harmonic current, in large commercial or industrial installations. The effects of harmonics are classified into four main categories such as (Snehal and Dnyaneshwar, 2016):

- i. Power system itself;
- ii. Consumer load;
- iii. Communication circuits; and
- iv. Revenue billing.

In power systems, harmonic currents are the main cause of equipment overheating. The impact is worse when network resonances amplify harmonic currents. Harmonics may also interfere with relaying and metering to some degree. Harmonics can lead to thyristor firing errors in converters and Static Var Compensator (SVC) installations, metering inaccuracies, and false tripping of protective devices. The performance of consumer equipment, such as motor drives and computer power supplies, can be adversely affected by harmonics. In addition, harmonic currents flowing in power lines can induce noise on nearby communication lines.

Harmonic voltage distortion may cause equipment insulation stress, particularly in capacitors. When harmonics cause the voltage impressed on the capacitor bank to be distorted, the peak voltage may be high enough to cause a partial discharge, or corona, within the capacitor dielectric. This may eventually result in a short circuit at the edges of the foil and failure of the capacitor bank. Figure 1.1 (Anon., 2014) illustrates harmonic waveforms superimposed on the fundamental frequency signal. Also, Figure 1.2 (Anon., 2014) illustrates distorted wave composed by the superposition of a 50 Hz fundamental and 3<sup>rd</sup> and 5<sup>th</sup> harmonics.




Figure 1.2 Distorted Wave Composed by the Superposition of a 50 Hz Fundamental and 3<sup>rd</sup> and 5<sup>th</sup> Harmonics

#### **1.3** Purpose of the Research

The purpose of this research is to utilise a Custom Power Device (CPD) in solving a currentbased power quality problem in electric power distribution system.

#### **1.4 Objectives of the Research**

The main objective of this research is to mitigate harmonics in power distribution systems using DSTATCOM. This can be achieved through the following specific objectives:

- i. To develop control algorithm for the DSTATCOM implementation; and
- ii. To validate the use of DSTATCOM in mitigating the inherent high harmonic content in power distribution system through modelling and computer simulations using MATLAB/Simulink power system environment.

#### 1.5 Expected Outcomes

At the end of this research, the expectations are that:

- i. There will be a DSTATCOM-based device which when connected to the distribution system will reduce the harmonic content;
- ii. The effect of harmonic distortion in distribution systems can be reduced; and
- iii. The problem of power quality which is due to harmonics can be reduced.

#### **1.6** Research Questions and Hypothesis

This research is being guided by the following questions:

- i. What are harmonics distortion in electric power distribution systems?
- Can high harmonic content in power distribution systems be reduced using DSTATCOM?

The research hypothesis is stated as follows: The inherent high harmonic content in electric power distribution systems can be mitigated to acceptable levels using DSTATCOM.

#### **1.7** Scope of the Research

This research work is limited to 400 volts electric power distribution systems, which is used to send power to consumer's premises. The main issue is to solve the current related power quality problem of harmonics associated with power distribution systems in Ghana. With this, the focus of this work is to mitigate current harmonics which normally return to the source of supply before resulting into voltage harmonics.

#### **1.8 Research Methods Used**

The research methods employed include the following:

- i. Review of related literature that are in the domain of the research topic from books, journals and other recognized publications;
- ii. Modelling of the power and control circuits of the DSTATCOM; and
- iii. Computer simulations using MATLAB/Simulink power system environment.

#### **1.9 Facilities Used for the Research**

Facilities used for this research work include:

- i. Internet, Library, Laboratory and Computer Facilities at UMaT and Ho Technical University; and
- ii. Laptop Computer with MATLAB/Simulink Software.

#### **1.10** Significance of the Research

Harmonic distortion is still the most significant power quality problem in power systems. High harmonic content in power systems can cause damage to transformers, cables, capacitor banks, failure of protective devices and can interfere with the energy meters leading to high bills to customers. Therefore, this research will help find solutions to various effects associated with harmonic distortion. More also, it will serve utility companies such as Power Distribution Services (PDS) Ghana, from spending more money on damaged equipment due to harmonics and also the consumers' from receiving high electricity bills.

#### 1.11 Limitations of the Research

The limitation of this research is that, the conclusions drawn from this research are only based on the simulation results, without practical implementation of the system.

#### **1.12** Definition of Terms and Key Concepts

*Harmonic component*: It is the component of order greater than one of the Fourier series of a periodic quantity.

*Harmonic content*: It is the quantity obtained by subtracting the fundamental component from an alternating quantity.

Harmonic distortion: It is the periodic distortion of the sine wave.

*Harmonic filter*: It is a device for filtering one or more harmonics from the power system. Active and passive filters are the most commonly used harmonic filters.

*Harmonic number*: It is the integral number given by the ratio of the frequency of a harmonic to the fundamental frequency.

*Harmonic resonance*: It is the condition in which the power system is resonating near one of the major harmonics being produced by nonlinear elements in the system, thus exacerbating the harmonic distortion.

*Impulsive transient*: It is a sudden, non-power frequency change in the steady-state condition of voltage or current that is unidirectional in polarity (primarily either positive or negative).

*Instantaneous*: It is used to quantify the duration of a short-duration variation as a modifier. This term refers to a time range from one-half cycle to 30 cycles of the power frequency.

*Interharmonic component*: It is a frequency component of a periodic quantity that is not an integer multiple of the frequency at which the supply system is designed to operate (e.g., 50 or 60 Hz).

*Inverter*: It is a power electronic device that converts direct current to alternating current of either power frequency or a frequency required by an industrial process.

*Linear load*: It is an electrical load device that, in steady-state operation, presents essentially constant load impedance to the power source throughout the cycle of applied voltage.

*Nonlinear load*: It is an electrical load that draws current discontinuously or presents impedance that varies throughout the cycle of the input ac voltage waveform.

*Notch*: It is a switching (or other) disturbance of the normal power voltage waveform, lasting less than a half-cycle, which is initially of opposite polarity than the waveform and is thus subtracted from the normal waveform in terms of the peak value of the disturbance voltage.

*Total demand distortion*: It is the ratio of the root mean square of the harmonic current to the rms value of the rated or maximum demand fundamental current, expressed as a percentage.

*Total harmonic distortion*: It is the ratio of the root mean square of the harmonic content to the rms value of the fundamental quantity, expressed as a percentage of the fundamental.

*Pulse-width modulation*: It is a common technique used in inverters to create an ac waveform by controlling the electronic switch to produce varying width pulses.

*Overvoltage*: It is used to describe a specific type of long-duration variation, and refers to a voltage having a value of at least 10 percent above the nominal voltage for a period of time greater than one minute.

*Passive filter*: It is the combination of inductors, capacitors, and/or resistors designed to eliminate one or more harmonics. The most common variety is simply an inductor in series with a shunt capacitor, which short-circuits the major distorting harmonic component from the system.

*Active filter*: This type of filter uses power electronic switching to generate harmonic current that cancel the harmonic current from a nonlinear load.

*Hybrid filter*: It is based on the combination of active and passive filters. Such a combination with the passive filter makes it possible to significantly reduce the rating of the active filter.

*Phase shift*: It is the displacement in time of one voltage waveform relative to other voltage waveform(s).

*Point of common coupling*: Point on a public power supply system, electrically nearest to a particular load, at which other loads are, or could be, connected. It is a point located upstream of the considered installation.

#### 1.13 Organisation of the Thesis

This thesis work consists of five chapters arranged as follows:

Chapter 1 covers background to the research, problem definition, purpose of the research, objectives of the research, expected outcomes, research questions and hypothesis, scope of the research, research methods used, facilities used for the research, significance of the research, limitations of the research, definition of terms and key concepts.

Chapter 2 reviews the literature on harmonic mitigation methods for power distribution systems. It also discusses the use of Custom Power Devices (CPD) with the control algorithms and filters.

Chapter 3 covers the research methodology and focuses on general description of the system, power distribution system, DSTATCOM for harmonic mitigation, design of the control system and computer simulations.

Chapter 4 gives the results, discussions and the summary of findings.

Chapter 5 covers the conclusions, recommendations, research contributions and future research directions.

#### **CHAPTER 2**

#### LITERATURE REVIEW

#### 2.1 Introduction

This chapter of the thesis actually discusses and reviews contributions of other researchers in the domain of the research topic. This is done in order to acquire more knowledge about the research topic chosen, the concepts involved and any other related information in order to improve upon the already existing works. The review is centered on harmonics in power distribution systems; harmonic mitigation techniques; power electronic converters for harmonics mitigation; custom power devices and control system for the mitigation of harmonics.

#### 2.2 Harmonics in Power Distribution Systems

Generally, power distribution systems in Ghana are designed to operate at a fundamental frequency of 50 Hz. However, there are certain types of loads that produce currents and voltages with frequencies that are integer multiples of the 50 Hz. These higher frequencies are a form of electrical pollution known as power system harmonics. Harmonics are generated by any load, which draws current not proportional to the voltage applied. Most loads are to some extent nonlinear, but some generate more and higher level of harmonics than others.

A "linear" load connected to an electric power system is defined as a load which draws current from the supply which is proportional to the applied voltage. A load is considered to be "nonlinear" if its impedance changes with the applied voltage. Due to the change in impedance, the current drawn by the nonlinear load is also nonlinear i.e. non-sinusoidal in nature, even when it is connected to a sinusoidal voltage source.

The main difference between linear and nonlinear loads is that, linear loads absorb electrical power linearly hence, their current waveforms remain sinusoidal in nature whereas non-linear loads absorb electrical power in a nonlinear manner hence the current drawn by them becomes non-sinusoidal in nature and therefore, distorted (Contractor *et al.*, 2015).

#### 2.2.1 Definition of Harmonics

Harmonic component in a power distribution system can be defined as the sinusoidal component of a periodic waveform that has a frequency equal to an integer multiple of the fundamental frequency of the system  $f_h = h \times$  fundamental frequency, where h is the integer to be multiplied. Periodic waveforms occurring at frequencies of 2f, 4f, 6f, 8f etc. are called even harmonics; whiles those with frequencies of 3f, 5f, 7f, 9f etc. are called odd harmonics. Although, harmonics are classified as even and odd harmonics, even harmonics get cancelled due to their symmetrical nature whiles odd harmonics remain in the system and need to be eliminated by the method of filtering or compensation techniques. Figure 2.1 (Ramon, 2015) illustrates typical voltage harmonic waveforms due to nonlinear loads.




Figure 2.1 Voltage Harmonic Waveforms as a Result of Nonlinear Loads

#### 2.2.2 Harmonic Current

A load is considered nonlinear if the current drawn by the load will not be sinusoidal even when it is connected to a sinusoidal voltage. In this case such nonlinear current contains frequency components that are multiples of the power system frequency (Kamenka, 2014). Harmonics current are therefore caused by these nonlinear loads which lead to the disruption of the desired linear system. Figure 2.2 (Snehal and Dnyaneshwar, 2016) illustrates a typical non-sinusoidal nature of current waveform caused by nonlinear load.




Figure 2.2 Typical Current Waveform due to Nonlinear Load

#### 2.2.3 Harmonic Voltage

Voltage harmonics are caused by the current harmonics which distort the voltage waveform (Snehal and Dnyaneshwar, 2016). These harmonic currents interact with the impedance of the electrical power network to create voltage distortion that can affect the power network itself and the loads connected to it (Anon., 2014a). These voltage harmonics affect the entire system not just the loads which are causing them. The impact of voltage harmonics depends on the distance of the load causing the harmonics from the power source.

#### 2.2.4 Harmonic Distortion

In this modern world with changing technology, a few number of industries use rectifiers or converters, power supplies and other electronic devices to improve upon the quality of their products. These electronic devices introduce the distortion of the smooth sinusoidal wave of the supply current. This will actually make the flow of current not to be directly proportional to the supply voltage. These loads are often referred to as nonlinear loads. The non-linear loads usually lead to waveforms that are multiples of the fundamental frequency sine wave to be superimposed on the base (design) waveform. Hence, the frequency of the second harmonic is two times the fundamental and that of the third harmonics is three times the fundamental. Therefore, the combination of the sine wave with all the harmonic distortion.

#### 2.2.5 Harmonic Phase Sequences

Harmonics of different orders are said to have different phase sequences. In general terms, a phase sequence is the order of rotation of phase vectors relative to each other. Positive sequence harmonics have the same phase rotation as the fundamental component (i.e. 4<sup>th</sup>, 7<sup>th</sup>, 10<sup>th</sup>, .....). These harmonics circulate between the phases. Negative sequence harmonics have the opposite phase rotation with respect to the fundamental component (i.e. 2<sup>nd</sup>, 5<sup>th</sup>, 8<sup>th</sup>). These harmonics also circulate between the phases. Zero sequence harmonics do not produce a rotating field. These harmonics circulate between the phase and neutral or ground (i.e. 3<sup>rd</sup>, 6<sup>th</sup>, 9<sup>th</sup>,) unlike positive and negative sequence harmonics.

#### 2.2.6 Triplen Harmonics

Triplen harmonics are the odd integer multiples of the third harmonic waveform. Triplen harmonics are of particular concern because they are zero sequence harmonics. Electronic equipment generates more than one harmonic frequency. Some of these electronic equipment generate harmonics such as 3<sup>rd</sup>, 9<sup>th</sup>, 15<sup>th</sup> and 21<sup>st</sup> etc. Such harmonics are referred to as triplen harmonics. Triplen harmonics can do more harm than distortion of voltage waveforms; hence it has been recognised as a major concern to both engineers and building designers. This is because triplen harmonics can lead to overheating of wiring in buildings, nuisance tripping, overheating of transformer units, and random end-user equipment failure.

#### 2.2.7 Harmonic Indices

Harmonic indices are the index values developed for assessing the quality of current and voltage waveforms due to the presence of harmonics. The two most commonly used indices for measuring the harmonic content of a waveform are the total harmonic distortion and total demand distortion. Harmonic component in power systems can be calculated for, by considering it as a percentage of the fundamental or a percentage of the root mean square (rms) value of the total current as shown in Equation (2.1) (Kamenka, 2014).

$$I_{h} = \frac{I_{n}}{I_{1}} \times 100 \%$$
 (2.1)

where,  $I_n$  = amplitude of the current harmonic in amperes

 $I_1$  = amplitude of the fundamental current (or rms value of the total current) in amperes


Equation (2.1) can be applied to harmonic voltage as well.

#### Total harmonic distortion

Total Harmonic Distortion (THD) is the term used to describe the level of harmonic content in the power distribution system. It is therefore defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency. The THD value is normally used for low, medium, and high voltage systems.

#### Total harmonic current

Total Harmonic Current (THC) is the accumulated currents of the orders 2 to 40 that contribute to the distortion of the current waveform. This value is particularly useful in determining the required characteristics for installation of modern active harmonic filters (Kamenka, 2014). The expression for THC is given in Equation (2.2) (Kamenka, 2014).



#### Total harmonic distortion of current

Total Harmonic Distortion of current (THD<sub>I</sub>) usually specifies the total harmonic current distortion of the waveform. This value is defined as the percentage ratio of the harmonic current to the fundamental (non-harmonic) current measured at a load point at the particular moment when the measurement is taken. For example, the sum of all the current harmonics being calculated in relation to the fundamental frequency current up to the 40<sup>th</sup> harmonic order can be calculated as shown in Equation (2.3) (Kamenka, 2014).

$$\text{THD}_{I} = \frac{\sqrt{\sum_{n=2}^{n=40} I_{h}^{2}}}{I_{1}} \times 100\% = \frac{\sqrt{I_{h2}^{2} + I_{h3}^{2} + \dots + I_{hn}^{2}}}{I_{h1}} \times 100\% = \frac{\text{THC}}{I_{1}} \quad (2.3)$$

#### Total harmonic distortion of voltage

The Total Harmonic Distortion of voltage (THD<sub>V</sub>) also specifies the total magnitude of the voltage distortion. This value is also defined as the percentage ratio of the harmonic voltage to the fundamental (non-harmonic) voltage. Equation (2.4) (Kamenka, 2014) expresses the sum of all the voltage harmonics being calculated in relation to the fundamental frequency voltage up to the  $40^{\text{th}}$  harmonic order.

$$THD_{V} = \frac{\sqrt{\sum_{n=2}^{n=40} V_{h}^{2}}}{V_{1}} \times 100\% = \frac{\sqrt{V_{h2}^{2} + V_{h3}^{2} + \dots + V_{hn}^{2}}}{V_{h1}} \times 100\%$$
(2.4)

#### Total demand distortion

Total Demand Distortion (TDD) is the ratio of the measured harmonic current to the full load fundamental current. The full load fundamental current is the total amount of nonharmonic current consumed by all the loads on the system when the system is at peak demand. So the TDD is the THD of current being normalised to the maximum demand load current. TDD is equal to THDi only if the system is at full load condition. The expression of the TDD is as presented in Equation (2.5) (Kamenka, 2014).

$$TDD = \frac{\sqrt{\sum_{n=2}^{n=40} I_h^2}}{I_L} \times 100\% = \frac{\sqrt{I_{h2}^2 + I_{h3}^2 + \dots + I_{hn}^2}}{I_L} \times 100\%$$
(2.5)

#### 2.3 Harmonics Filtering Techniques

Filters are mainly employed in power systems in order to reduce excessive harmonics in the system. The major technique of employing harmonic filters is to utilise power electronic switches to produce equal and opposite current signals that eliminate the harmonic currents from the nonlinear loads (Ekhlas *et al.*, 2015). The resulting effect of harmonics being injected into the power system due to the rapid increase in consumers' nonlinear load calls for a greater concern. The technique is to install filters that can suppress or interact with the power system harmonic (Mikkili and Panda, 2016). In general, harmonic filters can be classified as passive or active filters. Passive filtering technique is most commonly used in industries because it provides a low impedance path to harmonic currents over a certain

frequency bandwidth and also cheaper in cost. The more sophisticated active filtering concepts operate in a wider frequency range (De La Rosa, 2015). Active filters are designed to inject harmonic currents to counterbalance existing harmonic components as they show up in the distribution system. Active filters comprise of DC, AC, series, and parallel configurations. Hybrid filters are a combination of passive and active filtering schemes. The harmonic components in the system usually are of a very large magnitude of current. Compensation of harmonics can therefore be achieved by the use of filters (Contractor *et al.*, 2015).

#### 2.3.1 Passive Filtering of Harmonics

Passive filters are filter circuits that are tuned to a specific frequency, which means that this filter circuit offers a high impedance path to the fundamental frequency and a low impedance path to ground for the higher specific frequencies (Sahana, 2015). Passive filters cannot be used in power systems where the harmonic component keeps changing or varies randomly (Mikkili and Panda, 2016). Passive filters are generally classified into three main categories as passive series, passive shunt and passive hybrid filters. The choice of any of these configurations depends on the level of harmonic content in the system and most importantly, the advantages of each of them. The use of passive filters has the advantage of reducing undesirable harmonics in the system and also provide reactive power compensation in order to improve the system performance. The disadvantage of using these filters is that, it allows the occurrence of resonance with line impedance. Also, it requires a lot of calculations since tuning frequency is less accurate and also, they are heavy and bulky. Figure 2.3 (Sahana, 2015) shows a schematic diagram of the connection of passive filters.




Figure 2.3 Schematic Diagram of the Connection of Passive Filter

#### 2.3.2 Active Filtering of Harmonics

Active filters are filter circuits which in their operation monitor continuously the harmonic current being generated by the nonlinear loads and hence generate exactly the same waveform corresponding to the load. In short, active filters inject equal and opposite harmonics into the power system to cancel those generated by the nonlinear loads (De La Rosa, 2015; Mikkili and Panda, 2016). The basic principle of active filters is based on the utilisation of power electronic technologies for generating the required harmonic level which can cancel that produced by the nonlinear load. The merits of active filters are as follows: Ability to cancel out harmonics, block resonance, management of reactive power, accurate and easy tuning, small size and more importantly, they can be used when harmonic component keeps changing or varies randomly. Unlike passive filters, active filters are very expensive and also, there is a possibility of developing inherent harmonics due to the power electronic devices. Active filters are classified into three main categories namely; shunt active, series active and hybrid active filters. Shunt active filters can further be classified based on the type of converter, topology and the number of phases. The converter used can either be current source converter or voltage source converter (Bhim et al., 2015). Figure 2.4 (Sahana, 2015) shows a schematic diagram of active shunt filter with nonlinear load.




Figure 2.4 Schematic Diagram of Active Shunt Filter with Nonlinear Load

#### 2.3.3 Hybrid Harmonic Filter

Hybrid harmonic filter is a type of filter circuit which is designed by combining both passive and active filter circuits together for filtering harmonic components in power systems. Hybrid harmonic filters are used in power systems where passive filters can be used for constant or static loads whereby that of active filters can be used for mitigating harmonics produced by randomly changing loads. The combined circuit is generally referred to as Hybrid Active Power Filter (HAPF) (Rooh *et al.*, 2015). Figure 2.5 (Bhim *et al.*, 2015) shows a schematic diagram of hybrid power filter as a combination of active shunt and passive shunt filters. Hybrid power filters have a very large number of configurations each of which depends on the non-linear load present in the system. Among a lot, only four of these configurations are mostly used due to a number of benefits and also, in order to meet the requirements of various types of nonlinear loads. These four configurations are: A combination of passive series and passive shunt filters, a combination of series connected passive shunt and active shunt filters, a combination of active series and passive shunt filters.




Figure 2.5 Schematic Diagram of Hybrid Power Filter as a Combination of Active Shunt and Passive Shunt Filters

## 2.4 Two-Level Voltage Source Converter for Harmonic Mitigation

Voltage Source Converter (VSC) is the type of circuit that permits the conversion from dc voltage source to ac voltage output and it is often referred to as inverter (Euzeli and Edison, 2015). In this circuit design, a dc capacitor is normally provided at the dc source side which stabilises the dc voltage. The 2-level converter is capable of generating two output voltage levels by switching between,  $+V_{dc}$  and  $-V_{dc}$  (Anaya-Lara *et al.*, 2014). Even though the circuit design of the converter is simple with small sizes of dc capacitor, its basic output ac waveform contains high harmonic content and also has higher switching frequency due to the dc capacitor size which leads to higher switching losses. For medium and high-voltage applications, Pulse Width Modulation (PWM)-based two-level converters are limited due to current and voltage ratings of the switching devices (Das, 2015).

In order to overcome the effect of harmonics, multilevel converters were introduced. Multilevel converters (inverters) are capable of offering better performance than the conventional two-level converters (Andrzej, 2016). The multilevel converter has the advantages of low pulse height, reduced harmonic content and lower switching frequency with much lower switching power losses (Yuriy *et al.*, 2016). The use of multilevel converter improves the quality of the ac output voltage generated. This is because with multilevel converters, the quality of the output voltage increases as the number of voltage levels increases. Figure 2.6 (Karthikeyan *et al.*, 2014; Euzeli and Edison, 2015) shows the schematic diagram of a three phase two-level voltage source converter.





Figure 2.6 Three Phase Two-Level Voltage Source Converter

## 2.5 Multilevel Converter for Harmonic Mitigation

Multilevel inverter is a power electronic device which is capable of providing the desired alternating voltage level at the output where DC voltage is taken as the input. A dc to ac power conversion is performed by inverter circuits. These inverter circuits are usually supplied from a DC source whiles its output is an AC voltage which has a fundamental component with adjustable frequency and magnitude. Inverters can be classified according to the type of source and these are: Voltage Source Inverter (VSI) and Current Source Inverter (CSI). Active power filters for harmonic current mitigation in a power system

represent an example of dc-to-ac power conversion. Multilevel converters (i.e. dc to ac inverters) offer better performance than two-level inverters (Andrzej, 2016). The performance of a multilevel inverter in terms of ratings, efficiency and operation mainly depends on its topology and the type of control algorithm used in its PWM controller (Gaddafi *et al.*, 2016). The most commonly used multilevel inverter topologies are: Diode clamped and flying capacitor topologies for single source multilevel inverters, and then the H-Bridge for the multi-source case. The H-bridge multilevel inverter can be cascaded, hybrid or new hybrid. The mitigation of harmonics is usually achieved through the switching design (i.e. switching angles are calculated in a special way) of the multilevel inverters when considering the various topologies. Figure 2.7 (Murugesan *et al.*, 2016) shows the types of multilevel inverter topologies.



**Figure 2.7 Types of Multilevel Inverter Topologies** 

## 2.5.1 Diode Clamped Multilevel Inverter

The diode clamped type of multilevel inverter uses capacitors in series to divide the DC bus voltage into a set of voltage levels. To produce n-levels of the phase voltage, an n-level diode clamped multilevel inverter needs n-1 capacitors on the DC bus. For a DC bus voltage

of  $V_{dc}$ , the voltage across each capacitor will be  $V_{dc}/3$  (Gaddafi *et al.*, 2016). The main advantage of this type of multilevel inverter is that in terms of three phase system, the entire phases share a common dc bus, which minimises the capacitance requirements of the converter. The main disadvantage is that real power flow is difficult for a single inverter because the intermediate dc levels will tend to overcharge or discharge without precise monitoring and control. The number of clamping diodes required is by calculation related to the number of levels, which can also be cumbersome for units with a higher number of levels. Figure 2.8 (Euzeli and Edison, 2015) shows the schematic diagram of three level diode (or neutral) clamped inverter with voltage source.




Figure 2.8 Schematic Diagram of Three Level Diode Clamped Inverter

## 2.5.2 Flying Capacitor Multilevel Inverter

The capacitor clamped type of the multilevel inverter is also called flying capacitor due to the fact that the capacitors in the circuit usually float with respect to the potential of the earth (Akhila *et al.*, 2016). The flying capacitor multilevel inverter requires a large number of capacitors in order to clamp the device (switch) voltage to one capacitor voltage level. On condition that all the capacitors are of equal value, an n-level inverter according to Murugesan *et al.* (2016) will require a total number of (n-1)(n-2)/2 clamping capacitors per

phase leg in addition to (n-1) main dc bus capacitors. If the voltage of the main dc–link capacitor is  $V_{dc}$ , the voltage of innermost capacitor, the innermost two devices is  $V_{dc}$ / (n-1). The voltage of the innermost capacitor will be  $V_{dc}$ / (n-1) +  $V_{dc}$ / (n-1) =  $2V_{dc}$ / (n-1) and so on. Each next clamping capacitor will have the voltage increment of  $V_{dc}$ / (n-1) from its immediate inner single voltage level.

The advantage of this type of multilevel inverter is that phase redundancies are available for balancing the voltage levels of the capacitors, real and reactive power flows are controlled. The large number of capacitors enables the inverter to ride through short duration outages. The main disadvantages of this type of topology is that, it is very complicated to track the voltage levels for all of the capacitors. Also, the large number of capacitors needed are more expensive and bulky than clamping diodes in multilevel diode-clamped converters. Packaging is also difficult in inverters with a high number of levels (Murugesan *et al.*, 2016). Figure 2.9 (Andrzej, 2016) shows the schematic diagram of three level flying (clamped) capacitor inverter.




Figure 2.9 Schematic Diagram of Three Level Flying Capacitor Inverter

#### 2.5.3 Cascaded H-Bridge Multilevel Inverter

The cascaded H-bridge multilevel inverter is based on addition of separate dc power supply voltages. In this type of multilevel inverter topology, each of the separate voltage sources (i.e.  $V_{dc1}$ ,  $V_{dc2}$ ,  $V_{dc3}$  .....) are connected in cascade with other sources through a special H-bridge circuit associated with it. The main advantage of this cascaded multilevel inverter is the series H-bridge for modularised layout and packaging (Boudaghi and Tousi, 2012). Also, it is cheaper in terms of cost. Its main disadvantage is that, it needs a separate dc source for each of the H-bridges. The use of solar battery or fuel cell where rectifiers and input transformers are employed is an example of such converters (Yuriy *et al.*, 2016). Figure 2.10 (Murugesan *et al.*, 2016) illustrates the schematic diagram of cascaded H-bridge multilevel inverter. The number of output voltage levels and number of switches can be calculated using Equation (2.6) and Equation (2.7) (Murugesan *et al.*, 2016), respectively.





Figure 2.10 Schematic Diagram of Cascaded H-Bridge Multilevel Inverter

#### 2.5.4 Hybrid H-Bridge Multilevel Inverter

The hybrid H-bridge multilevel inverter is similar to that of cascaded H-bridge multilevel inverter. The only difference between the two topologies is that it has a high number of levels with lesser number of bridges if compared to the cascaded H-bridge multilevel inverter. The main advantages of hybrid multilevel inverter is that, it has a high number of levels with reduced number of bridges and the dc sources are not of equal value. Figure 2.11 (Murugesan *et al.*, 2016) illustrates the schematic diagram of hybrid H-bridge multilevel inverter. Its number of output voltage levels and number of switches can be calculated using Equation (2.8) (Murugesan *et al.*, 2016).



$$N_{\rm L} = 2^{\rm S+1} - 1 \tag{2.8}$$

Figure 2.11 Schematic Diagram of Hybrid H-Bridge Multilevel Inverter

## 2.6 Custom Power Devices for Mitigation of Harmonics

A Custom Power Device (CPD) is the type of Flexible AC Transmission System (FACTS) controller that is mainly used in power distribution systems (Ambarnath *et al.*, 2012), hence the name CPD. They are power electronic devices or static controllers used in power distribution systems that are rated from 1 kV to 38 kV with the aim of supplying certain levels of reliable power or the quality of power that is needed by electric power consumers

whose equipment are very sensitive to power variations (Devaraju *et al.*, 2010). The custom power devices are: Distribution Static Compensator (DSTATCOM) for compensating load reactive power and current harmonics; Dynamic Voltage Restorer (DVR) for compensating problems associated with voltage and Unified Power Quality Conditioner (UPQC) for both current and voltage compensation (Mani and Naidu, 2015).

## 2.6.1 Distribution Static Compensator

DSTATCOM is one of the custom power devices which is commonly used for mitigating current-based power quality problems, especially in power distribution systems (Bhim *et al.*, 2015). Shunt active power filter in current control mode is referred to as DSTATCOM. These shunt active power filters are used to mitigate harmonic currents in nonlinear loads. DSTATCOMs are basically classified into three types, namely, single-phase two wire, three-phase three wire, and three phase four wire configurations in order to meet the requirement of the various types of loads. DSTATCOM in general is used in power distribution systems to either generate or absorb reactive power depending on the problem concerned. DSTATCOM for mitigating harmonics in power distribution systems can also be classified based on the type of converter used.

The DSTATCOM is made up of coupling transformer with a leakage reactance, a three phase Insulated Gate Bipolar Transistor (IGBT) VSI and a DC capacitor. The DSTATCOM employs an inverter in order to convert the DC link voltage  $V_{dc}$  on the capacitor to a voltage source of adjustable magnitude and phase. Therefore, the D-STATCOM can be treated as a voltage controlled source. The DSTATCOM can also be seen as a current controlled source (Kishore and Reddy, 2014). The main function of the VSI is to produce a sinusoidal AC voltage with minimal harmonic distortion from a DC voltage. The principle of operation of the DSTATCOM is as follows: The voltage is compared with the AC bus voltage system ( $V_s$ ). When the magnitude of AC bus voltage is above that of the VSI ( $V_c$ ); the AC system sees the DSTATCOM as inductance connected to its terminals. Otherwise, if the VSI voltage magnitude is above that of the AC system sees the DSTATCOM as capacitance to its terminals. If the voltage magnitudes are equal, the reactive power exchange is zero. If the DSTATCOM has a DC source or energy storage device on its DC side, it can supply real power to the power system. This can be achieved by adjusting the phase angle of the DSTATCOM terminals and the phase angle of the AC power system. When phase angle of the AC power system leads the VSI phase angle, the DSTATCOM absorbs the real power from the AC system. If the phase angle of the AC power system lags the VSI phase angle, the DSTATCOM supplies real power to AC system. Figures 2.12 and 2.13 (Bhim *et al.*, 2015) illustrate current source converter based DSTATCOM and voltage source converter based DSTATCOM, respectively. A diode is used in series with the IGBT self–commutating device for the reverse voltage blocking. The voltage source converter has self-supporting DC voltage bus with a large DC capacitor. It has the advantage of being expanded to a multiple level to enhance the performance with lower switching frequencies.




Figure 2.12 Current Source Converter-based DSTATCOM




Figure 2.13 Voltage Source Converter-based DSTATCOM

#### 2.6.2 Dynamic Voltage Restorer

Dynamic Voltage Restorer (DVR) is a custom power device mainly used in solving voltage related problems in power distribution systems and it is normally connected in series to the load (Mahmoud *et al.*, 2013). The function of this device is to protect sensitive loads from experiencing voltage sag or swell, which is an interruption in the system. DVR is a fast, flexible and efficient solution for mitigating voltage sag and voltage swell problems (Vivek and Monika, 2016). DVR is a recent and very essential custom power device for compensation of voltage generated power quality problems in power distribution systems. Its main function is to quickly boost up the load-side voltage in the event of a voltage sag in order to avoid any power disruption to that load. Figure 2.14 (Shazly *et al.*, 2013) illustrates the location of DVR in a power distribution network.




Figure 2.14 Location of a Dynamic Voltage Restorer

## 2.6.3 Unified Power Quality Controller

The Unified Power Quality Controller (UPQC) is a very versatile custom power device that can inject current in shunt circuit and voltage in series circuit simultaneously in a dual control mode. Therefore, it can perform the functions of both voltage and current based compensation, respectively (Pawar *et al.*, 2016). Due to its versatility (compensating the unbalanced conditions of both voltage and current), fast response, nominal cost and high reliability amongst the custom power devices, it is generally considered as the best option for solving power quality problems in power distribution systems (Desale *et al.*, 2014).

#### 2.7 Proportional-Integral-Derivative Control

The design of a control system is about creating a dynamic system that can behave in a predetermined way in order to give a desired output. The controller modifies the behaviour of the system so that it can behave in a specific desirable way over a period of time. The aim of feedback control is to make sure that, the output of the plant, Y(s) follows the reference input R(s) as close as possible. The basic working principle of the Proportional-Integral-Derivative (PID) controller in a closed-loop system using the block diagram is shown in Figure 2.15. The variable e(s) represents the tracking error, that is, the difference between the desired input value R(s) and the actual output Y(s). This error signal serves as the input to the PID controller, and the controller computes its output signal U(s) based on the PID algorithm. For the PID controller, U(s) is expressed using Equation (2.9).




Figure 2.15 Block Diagram of Unity Feedback Control System

Proportional gain,  $K_p$  has the effect of reducing the rise time but will not eliminate the steady-state error. Integral gain,  $K_i$  has the effect of eliminating the steady-state error, but it may make the transient response worse. Derivative gain,  $K_d$  increases the stability of the system, reducing the overshoot, and improving the transient response. The effects of each gain parameter  $K_p$ ,  $K_i$  and  $K_d$  on a closed-loop system are summarised into Table 2.1.

SN	Gain Parameter	Rise Time	Overshoot	Settling Time	Steady State Error
1.	Kp	Decrease	Increase	Small Change	Decrease
2.	K <sub>i</sub>	Decrease	Increase	Increase	Eliminate
3.	K <sub>d</sub>	Small Change	Decrease	Decrease	Small Change

 Table 2.1 Effect of PID Controller Gain Parameters on a Control System

(Source: Tehrani and Mpanda, 2015)

## 2.8 Review of Related Works on the Mitigation of Harmonics in Power Distribution Systems

Geetha and Devi (2012) in their work focused on the control techniques employed for DSTATCOM. They considered VSC-based DSTATCOM employed in power distribution systems. They did comparison between phase shift control and AC/DC link voltage schemes which were incorporated to control the STATCOM. In conclusion, it was proposed that DSTATCOM's control scheme should be done such that, a complete reactive power compensation, power factor correction and voltage regulation of the harmonics can also be checked, in order to achieve improved power quality levels at the distribution end.

Malleswararao *et al.* (2015) investigated a five level cascaded H-bridge multilevel inverterbased DSTATCOM with fuzzy logic controller in 11 kV power distribution system for compensation of reactive power and harmonic mitigation. Cascaded H-bridge inverter was considered due to its advantages of reduced harmonic distortion and reduction in number of switches thereby reducing switching losses. In their investigation, d-q reference frame theory was used to generate reference compensating currents for the DSTATCOM whiles fuzzy logic controller was used for capacitor dc voltage regulation. In addition, Level Shifted Pulse Width Modulation (LSPWM) and Phase Shifted Pulse Width Modulation (PSPWM) techniques were implemented to analyse the performance of the cascaded Hbridge inverter. The source voltage, load voltage, source current, load current, power factor simulation results under nonlinear loads were investigated for LSPWM. From the tabulated results, it was concluded that fuzzy-based DSTATCOM controller is better than the PI controller techniques.

Mahesh *et al.* (2016) in their investigation considered multilevel inverter as DSTATCOM for harmonic compensation. A shunt active power filter as cascaded H-bridge multilevel

inverter DSTATCOM with phase shifted PWM technique was proposed to mitigate harmonic components in the source currents. The mathematical modelling of the system and the controller design were done using Synchronous Reference Frame (SRF) theory. Their results showed that, the cascaded H-bridge multilevel inverter and DSTATCOM have the advantage of mitigating harmonics in the source current of power distribution system to meet IEEE 519–1992 standards.

Srikanth (2013) presented a modified SRF method for real time generation of compensating current for harmonic mitigation, active and reactive power compensation. He proposed a fast-acting DC-link voltage controller based on the energy of the dc-link capacitor. A comparison between conventional and fast acting DC-link voltage controller for improving the transient performance of the compensator for nonlinear and unbalanced loads to improve power quality was then carried out. By the use of fast-acting DC-link voltage controller, harmonic filtering, voltage regulation, load balancing and unity power factor were all achieved.

Kalyani and Kamaraju (2015) proposed a scheme for new multilevel state-space modelbased DSTATCOM together with a deadbeat prediction controller and five-level cascaded multilevel inverter to solve the problem of harmonic mitigation of nonlinear loads in distribution systems. PI controller was used to regulate the dc capacitor voltage at a reference value. The use of cascaded multilevel H-bridge inverter for DSTATCOM helped to decrease the output harmonics by increasing the number of output voltage levels of the device.

Babu and Elangovan (2017) proposed a five level cascaded H-bridge multilevel inverterbased DSTATCOM with the use of multi-carrier PWM technique and SRF theory to regulate the output voltage and to reduce THD. They created a very smooth stepped output waveform by combining more than two voltage levels together and the output waveform obtained in this case has lower dv/dt and also lower harmonic distortions. Smoothness of the output waveform was found to be proportional to the voltage levels, thus, an increase in voltage level results in the smoothness of the waveform. SRF control technique was used to generate gate pulses for control of the DSTATCOM. The cascaded H-bridge multilevel inverter-based DSTATCOM was effective in harmonic mitigation compared to a diode clamped multilevel inverter-based DSTATCOM. Kayasth and Hasabe (2017) investigated the compensation of reactive power and harmonics in power distribution systems by using cascaded H-bridge multilevel inverter based DSTATCOM with five level voltage output. The rotating SRF theory was used in generating the reference compensating current for DSTATCOM. The capacitor DC link voltage of Hbridge was regulated using PI controller. The cascaded H-bridge inverter performance was carried out by level shifting PWM and phase shifting PWM techniques. It was found out that the multilevel inverter can reduce the device voltage and the output harmonics by increasing the number of levels of output voltage waveform.

Chavan and Mahagaonkar (2015) investigated a multilevel cascaded H-bridge inverterbased DSTATCOM for mitigation of harmonics and compensation of reactive power. PI controller was used in regulating the capacitor dc voltage whiles level shifted PWM was used to analyse the performance of the inverter. They concluded that using multilevel converters will not only eliminate just a specific harmonics but rather minimise the THD.

Benazir *et al.* (2014) investigated the use of SRF theory (i. e. d-q theory) in the extraction of compensated reference current and the use of fuzzy logic controller in reducing load current harmonics. The triggering of the gate pulse was achieved by using PWM controller on a three phase shunt active filter. They concluded that fuzzy logic controller compared to the conventional PI controller has a better dynamic performance in compensating current harmonics in a 3-phase, 4-wire system. Also, use of SRF theory  $(i_d-i_q)$  for obtaining the reference currents in the system avoids the large number of synchronisation problems.

Mahdianpoor *et al.* (2017) proposed use of proportional resonant controller for DSTATCOM performance improvement since the conventional PI controller has the drawback of steady state error when used in stationary frame. They maintained that to improve the DSTATCOM structure, an LCL harmonic filter should be used since it has many advantages over the conventional filters. The proportional resonant controller when used in abc-frame helped in load balancing and harmonic suppression.

Adarsh and Sijo (2015) investigated two methods of reference current generation by comparing instantaneous reactive power theory and SRF theory. Hysteresis PWM control and Sinusoidal PWM used to control the switching pulses for the inverter were also compared. Conventional PI controller was used in DC link voltage regulation. From their

investigations, it was concluded that conventional controls like instantaneous reactive power theory also known as PQ theory and SRF can be used for harmonic mitigation in power distribution systems. That the two control methods provide compensation at a satisfactory level, but SRF control in combination with hysteresis PWM current control provides better compensation to the system in terms of harmonics and THD.

Hurkadli and Kulkarni (2017) in a research suggested that regarding current control techniques, the most significant part of the DSTATCOM is the generation of switching signals. They stated that the most effective way of getting the desired output voltage waveform is by the use of PWM. In order to achieve the desired signal, the frequency of the switching signal should be significantly higher than that of the desired signal.

Mokhtari *et al.* (2014) described PI controller as the most common industrial technique used when selecting or designing controllers for DSTATCOM achievable by a judicious choice of the PI parameters.

Hinduja *et al.* (2015) proposed a five-level cascaded multilevel inverter based shunt active power filter for the compensation of reactive power and the mitigation of harmonic currents generated by the nonlinear loads. They considered the use of PI controller for dc link voltage regulation and triangular carrier current controller for the generation of switching pulses for the inverter switches. SRF theory was used as the control strategy for extracting the harmonic components from distorted line currents which in turn are utilised in the production of required reference compensation currents. The control strategy for reference current extraction based on SRF theory provided a better extraction of reference compensation current.

## 2.9 Summary

In the literature, DSTATCOM with different control techniques for effective performance were reported. Among the inverters, multilevel VSI was recommended due to its advantages of reduced harmonic distortion and reduced voltage steps (dv/dt) thereby reducing switching losses as compared with two level VSI. Mostly considered in the literature is the multilevel inverter based DSTATCOM with five level voltage output for a 3-phase 4-wire system. The use of SRF theory, Instantaneous Reactive Power (IRP) theory, fuzzy logic controller, PI

controller and several other methods for generating compensating current and control techniques for both voltage and current controls were considered and reported. PWM technique was proposed for generating the gate pulses for the semiconductor device.

From research conducted, the return of current harmonics generated by the nonlinear load to the source of supply leads to voltage harmonics. These voltage harmonics affect the entire power distribution system and not just the load causing it. From the literature, different approaches were used for the harmonic reduction. Therefore, this research work focuses on mitigating harmonics in the source current using three level Neutral Point Clamped (NPC) multilevel inverter-based DSTATCOM with SRF theory and PI controller techniques.



## **CHAPTER 3**

#### METHODOLOGY

#### 3.1 Introduction

This section of the thesis discusses the methods used in the research. The specific areas considered are: the description of the main circuit arrangement and the functions of the various components that are employed in the design. In the modelling of the power distribution system, a stiff power source with 50 kVA, 400 V, 50 Hz, was considered. These values are the ratings of a distribution transformer used by PDS. The simulation and analysis were done using MATLAB/Simulink software environment.

## 3.2 General Description of the Proposed System

In the basic structure of the system both linear and nonlinear loads were connected to the three phase three wire distribution system with a stiff power source. The linear load was realised by connecting resistance and inductance (R-L) as a load. The nonlinear load is then connected as diode bridge with resistance and inductance (R-L) as a load. The simplest circuit to represent a non-linear load is a diode-rectifier (Ramon, 2015). The DSTATCOM is then connected as shunt compensator which is designed with three level neutral point clamped voltage source inverter with the dc capacitor voltage as its input. A control technique is used to control the gating signal to the voltage source inverter based DSTATCOM. The AC voltage output from the inverter is supplied to the distribution system through the interface RL filter. In this arrangement, PI controller was used for voltage control. The main function of this PI controller is to control the DC voltage,  $V_{dc}$  stored in the capacitor,  $C_{dc}$  in order to maintain a constant DC voltage for a perfect current tracking.

The switching of the DSTATCOM is achieved by reference currents which the real fundamental frequency of the load current, where another two PI controllers were used for current (inner) control. In the three-level diode clamped multilevel inverter based DSTATCOM as proposed, Synchronous Reference Frame (SRF) theory was used for the reference current generation. The SRF control has been noted as one of the effective controls, to be used for current extraction when mitigating current harmonics (Peeriah and

Rao, 2017). The point at which the DSTATCOM is connected is referred to as the utility customer Point of Common Coupling (PCC). A three winding transformer with turn's ratio of 1:1:1, was used as PCC. Figure 3.1 shows the block diagram of the propoed system. During the simulations using MATLAB software, circuit breakers were also used to determine the on and off connections of the connected loads.




Figure 3.1 Block Diagram of the Proposed System

## **3.3** The AC Voltage Source

The stiff power source as shown in Figure 3.1, is a three phase AC voltage source having a magnitude of  $V_s$  with the frequency of 50 Hz. It is referred to as a stiff power source because there is no significant feeder impedance between the load and the source aside of the internal impedance. Each of the voltage phase vectors is given in Equations (3.1), (3.2) and (3.3), respectively.

$$V_{sa} = V_s \sin\left(\omega t + \phi\right) \tag{3.1}$$

$$V_{sb} = V_s \sin\left(\omega t + \phi - \frac{2\pi}{3}\right)$$
(3.2)

$$V_{\rm sc} = V_{\rm s} \sin\left(\omega t + \phi + \frac{2\pi}{3}\right) \tag{3.3}$$

where,  $V_{sa}$ ,  $V_{sb}$ ,  $V_{sc}$  = phase vectors in volts

 $V_s$  = source voltage in volts

- $\omega$  = angular frequency of the waveform in radian/sec.
- $\phi$  = phase difference (angle) in radian

The source impedance is therefore given as in Equation (3.4).

\_\_\_\_\_

$$Z_{s} = R_{s} + jX_{s}$$
(3.4)
where,  $Z_{s}$  = source impedance in ohms
$$R_{s}$$
 = source resistance in ohms
$$L_{s}$$
 = source inductance in ohms

Due to the presence of source impedance, there will be a drop in the voltage available at the PCC due to which the voltage to the loads will also drop to  $V_0$ . The expression for  $V_0$  is given by Equation (3.5).

$$V_{o} = V_{s} - V_{d} \tag{3.5}$$

where,  $V_0$  = voltage available to the load in volts

 $V_d$  = voltage drop in volts

The voltage drop across the source impedance depends on two terms normally referred to as resistive and inductive drops as given in Equations (3.6) and (3.7), respectively.

$$\mathbf{V}_{\mathbf{R}} = \mathbf{i}_{\mathbf{s}} \times \mathbf{R}_{\mathbf{s}} \tag{3.6}$$

$$V_{\rm L} = L_{\rm s} \times \left( di_{\rm s}/dt \right) \tag{3.7}$$

where,  $i_s =$  source current in amperes

 $L_s =$  source inductance in henry

Therefore, Equations (3.8), (3.9) and (3.10) represent the phase voltages.

$$V_{a} = V_{sa} - (i_{s}R_{s}) - L_{a}(di_{a}/dt)$$
(3.8)

$$V_{b} = V_{sb} - (i_{s}R_{s}) - L_{b}(di_{b}/dt)$$
(3.9)

$$V_{c} = V_{sc} - (i_{s}R_{s}) - L_{c}(di_{c}/dt)$$
(3.10)

where,  $V_a$ ,  $V_b$ ,  $V_c$  = phase voltages in volts

 $L_a, L_b, L_c$  = phase inductances in henry

 $i_{\rm a}, i_{\rm b}, i_{\rm c}$  = phase currents in amperes

## 3.4 The Three Winding Isolation Transformer

Three winding transformer is a type of transformer which is made up of three separate windings namely, primary, secondary and tertiary windings. In its normal construction, the voltage ratings of all the three windings of the transformer are usually unequal. The primary winding has the highest voltage rating; the tertiary has the lowest voltage rating; and the secondary has the intermediate voltage rating. But in this research, the three winding transformer is being used as an isolation transformer to create the utility PCC.

In general, the isolation transformer is a device used to decouple two circuits, thus the load to the isolation transformer and the supply input. In other words, its function is to isolate the load and the DSTATCOM from the distribution network. Isolation transformer is capable of blocking the transmission of DC signals from one circuit to the other and allow only ac signals to be transmitted. There is no voltage change of an isolating transformer because the primary and secondary windings have the same number of turns. Isolation transformer in general has a unity transformation ratio which is 1:1:1. Due to the constructional features of an isolation transformer, its leakage reactance is able to offer some level of circuit impedance which helps in attenuating the harmonic content. In other words, isolation transformer keep harmonics produced by customers through the use of nonlinear load from

getting onto the utilities systems. In this research, a three winding transformer is used as an isolation transformer by maintaining the same value of voltages across the three windings. With the power supply source connected to the primary winding, the load is connected to the secondary whiles the VSI-based DSTATCOM is connected to the tertiary winding. Figure 3.2 illustrates the circuit diagram of a three winding transformer.




Figure 3.2 Circuit Diagram of a Three Winding Transformer

$$\frac{\mathbf{V}_{\mathrm{P}}}{\mathbf{N}_{\mathrm{P}}} = \frac{\mathbf{V}_{\mathrm{S}}}{\mathbf{N}_{\mathrm{S}}} = \frac{\mathbf{V}_{\mathrm{T}}}{\mathbf{N}_{\mathrm{T}}}$$

$$\mathbf{N}_{\mathrm{P}}i_{\mathrm{P}} = \mathbf{N}_{\mathrm{S}}i_{\mathrm{S}} = \mathbf{N}_{\mathrm{T}}i_{\mathrm{T}}$$
(3.11)
(3.12)

where,  $V_{p}$ ,  $V_{s}$ ,  $V_{T}$  = primary, secondary and tertiary voltages in volts  $N_{p}$ ,  $N_{s}$ ,  $N_{T}$  = primary, secondary and tertiary number of turns  $i_{p}$ ,  $i_{s}$ ,  $i_{T}$  = primary, secondary and tertiary currents in amperes

## 3.5 Resistive – Inductive Load and the Rectifier

Whenever there is the need to raise the reactive power demanded by the load, then the load must be designed as a star connected unbalanced load (Prasad and Sudhakar, 2017). The R–L load is not a pure resistive load. The reactive power demand in this case causes disturbances in the voltage profile of the system. This at the end necessitated the use of DSTATCOM on the system in order to provide compensation so that a constant voltage can be maintained. In this thesis report, the attention is on harmonics reduction in the system. As widely known, rectifier is the device which converts AC voltage or current to DC. In this arrangement, the bridge rectifier converts three phase AC to DC. The DC side of the rectifier

is connected with an R–L load with resistance,  $R_d$  and inductance,  $L_d$ . Since the operation of the rectifier involves power electronic switching, it acts as a nonlinear load by injecting harmonics into the system which normally leads to distortion of the supply current waveform. This has to be mitigated therefore, the DSTATCOM is connected to PCC for compensation. Each of the phase currents drawn by the (linear load) R–L can be calculated through the differential equations as given in Equation (3.13), Equation (3.14) and Equation (3.15), respectively.

$$\frac{\mathrm{d}\mathbf{i}_{a}}{\mathrm{d}\mathbf{t}} = \frac{1}{\mathrm{L}_{\mathrm{L}a}} \left( -\mathbf{i}_{a} \mathrm{R}_{\mathrm{L}a} + \mathrm{V}_{a} \right)$$
(3.13)

$$\frac{\mathrm{d}\mathbf{i}_{b}}{\mathrm{d}\mathbf{t}} = \frac{1}{L_{Lb}} \left( -\mathbf{i}_{b} \mathbf{R}_{Lb} + \mathbf{V}_{b} \right) \tag{3.14}$$

$$\frac{\mathrm{di}_{\mathrm{c}}}{\mathrm{dt}} = \frac{1}{\mathrm{L}_{\mathrm{Lc}}} \left( -\mathrm{i}_{\mathrm{c}} \mathrm{R}_{\mathrm{Lc}} + \mathrm{V}_{\mathrm{c}} \right)$$
(3.15)

where,  $R_{La}$ ,  $R_{Lb}$ ,  $R_{Lc}$  = load resistance per phase in ohms

 $L_{La}$ ,  $L_{Lb}$ ,  $L_{Lc}$  = load inductance per phase in ohms

The current at the AC side of the rectifier is of great importance, as it is considered as the total AC load current drawn. The DC current drawn by the DC side of the rectifier is taken as  $I_{dc}$ . The total AC current drawn by the load can be calculated as the sum of rectifier current and R–L load currents which are given in Equation (3.16), Equation (3.17) and Equation (3.18).

$$i_r = i_{ra} + i_{rb} + i_{rc}$$
 (3.16)

$$\mathbf{I} = \mathbf{I}_a + \mathbf{I}_b + \mathbf{I}_c \tag{3.17}$$

$$\mathbf{i}_t = \mathbf{i}_r + \mathbf{I} \tag{3.18}$$

where,  $I_{ra}$ ,  $I_{rb}$ ,  $I_{rc}$  = current drawn by the rectifier per phase in amperes

 $I_r$  = current drawn by the rectifier

I = current drawn by the R-L load in amperes

 $i_t$  = total AC current drawn by both rectifier and R–L load in amperes

The current,  $I_t$  contains the harmonics due to the nonlinear nature of the load where this current is to be compensated using the DSTATCOM.

## 3.6 Distribution Static Compensator

In this thesis report, the DSTATCOM is made up of an inverter which is a three level Voltage Source Inverter (VSI), hence the name VSI-based DSTATCOM. The VSI performs the function of producing the required voltage and current. The three winding isolation transformer serves as the PCC where the load and the DSTATCOM are connected to the supply. DC link capacitor acts as the energy storage device which provides the dc source voltage for the inverter. The main function of the current control unit in the structure is to develop switching pulses of the inverter from the required output waveforms that are given to the PWM. When the inverter takes the dc voltage,  $V_{dc}$  from the energy storage device, the PWM therefore, sends a switching signal to the inverter which enables the inverter to generate the desired output voltage,  $V_{F}$  and current,  $i_{F}$ . In this case, the on and off mode of the switches are commanded by PWM. In order to generate the switching pulses, first the magnitude of various voltages and currents will be considered and then given to the controller of DSTATCOM for comparison.

In this thesis work, the controller uses Synchronous Reference Frame (SRF) theory as the control algorithm for the extraction of reference currents. The magnitude of current after the controller execution results into the switching signal of the inverter through the PWM. In the end, the switching devices of the inverter get activated for generating the sinusoidal ac current output. The controller is basically divided into two parts, namely voltage control and current control. Figure 3.3 depicts the block diagram of the DSTATCOM.




Figure 3.3 Block Diagram of the Structure of DSTATCOM

## 3.6.1 Operating Principle of DSTATCOM

The VSI-based DSTATCOM acts as a current source that compensates the harmonic currents due to the nonlinear load. The DSTATCOM operation is based on the injection of compensation current which is equal to the distorted current, thus eliminating the original distorted current. This is achieved by shaping the compensating current waveform  $(i_F)$  using the VSI switches. The shape of the compensation current is obtained by measuring the nonlinear load current,  $i_{NL}$  and subtracting it from the sinusoidal reference current,  $i_{S}$ .




Figure 3.4 Simplified Configuration of VSI-based DSTATCOM

Figure 3.4 illustrates a simplified block diagram of the configuration of the VSI-based DSTATCOM to the network. Applying Kirchhoff's current law at the PCC of Figure 3.4, the sinusoidal source current can be obtained using the expression as given in Equation (3.19).

$$i_{\rm S} = i_{\rm NL} - i_{\rm F}$$
 (3.19)

where,  $i_{\rm NL}$  = nonlinear load current in amperes

 $i_{\rm F}$  = filtered injected VSI current in amperes

Assuming that the nonlinear load current can be written as the sum of the fundamental current component  $(i_{NL,f})$  and the harmonic current  $(i_{NL,h})$ , then, the expression for the nonlinear load current is as given in Equation (3.20).

$$i_{\rm NL} = i_{\rm NL,f} + i_{\rm NL,h} \tag{3.20}$$

where,  $i_{NL,f}$  = nonlinear load fundamental current in amperes

 $i_{\rm NL,h}$  = nonlinear load harmonic current in amperes

Therefore, the injected compensating current is obtained as shown in Equation (3.21).

$$i_{\rm F} = i_{\rm NL,h} \tag{3.21}$$

The resulting source current can now be obtained by the expression given in Equation (3.22).

$$i_{\rm S} = i_{\rm NL} - i_{\rm F} = i_{\rm NL,f}$$
 (3.22)

This source current now contains only the fundamental component of the nonlinear load current and hence free from harmonics.

#### 3.6.2 Synchronous Reference Frame Theory

SRF theory is the most commonly used control algorithm for the extraction of reference currents in DSTATCOM (Gupta and Chaudhari, 2015). This method is often used based on the study of calculation of the desired signals with respect to time. The SRF theory mainly focuses on the determination of reference currents from the affected load current signals where DSTATCOM is to be used in the power distribution system in order to compensate for the harmonic current. This theory works on the principle of Park's transformation meaning conversion of three phase stationary current or voltage into two similar revolving components. In SRF theory, the conversion of the three phase stationary components is in the form of direct axis and quadrature axis which is also known as d-q theory. SRF theory acts like a harmonic current extractor. For the use of this method, three steps are usually taken for the measurement of reference currents and achievement of compensator currents by involving both Clark's and Park's transformations. Clark's transformation refers to the conversion of the components into  $\alpha - \beta$  structure while Park's transformation is the d – q rotating structure. This is because signals in d-q frame are easy to control and be processed (Pathan et al., 2014). Finally, reverse conversion for Park's and Clark's transformations is done to achieve reference source currents as well as compensating currents. Figure 3.5 (Chandra, 2008; Desai et al., 2017) shows the phasor diagram of d-q transformation.




Figure 3.5 Phasor Diagram of D-Q Transformation

The Clark and Inverse-Clark transformations are used to convert the variables (e.g. phase values of voltages and currents) into stationary  $\alpha$ - $\beta$  reference frame and vice-versa. Similarly, Park and Inverse-Park transformations convert the values from stationary  $\alpha$ - $\beta$ 

reference frame to synchronously rotating d-q reference frame, and vice versa. The control stages with the respective reference frames and transformations are shown in Figure 3.6 (Chandra, 2008; Desai *et al.*, 2017).




Figure 3.6 Control Stages and Respective Reference Frame




Figure 3.7 Block Diagram of Synchronous Reference Frame based Reference Current Extraction

From Figure 3.7, Phase Locked Loop (PLL) block is used in its control circuit on the three phase terminal voltages of the system, which are  $V_{sa}$ ,  $V_{sb}$  and  $V_{sc}$ . The purpose of PLL is to develop sine and cosine angles while doing transformation based on Park's as well as

reverse conversion of Park's and Clark's methods. PLL is incorporated for producing angles in the conversion blocks. Three phase load currents which are in a, b, c components are first converted into two phase components in  $\alpha - \beta$  structure based on Clark's transformation. Figure 3.7 (Modified after Rejil *et al.*, 2013) shows the block diagram of SRF method of reference current extraction.

From Figure 3.7, the load currents  $(i_{La}, i_{Lb}, i_{Lc})$  are first detected at PCC and then transformed into two-phase stationary frame ( $\alpha\beta0$ ) as  $i_{L\alpha}$  and  $i_{L\beta}$  from the three-phase stationary frame (abc). The transformation of the load current is as given in Equation (3.23).

$$\begin{bmatrix} i_{L\alpha} \\ i_{L\beta} \\ i_{0} \end{bmatrix} = \sqrt{\frac{2}{3}} \begin{bmatrix} 1 & \frac{-1}{2} & \frac{-1}{2} \\ 0 & \frac{\sqrt{3}}{2} & \frac{-\sqrt{3}}{2} \\ \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} \end{bmatrix} \begin{bmatrix} i_{L\alpha} \\ i_{Lb} \\ i_{Lc} \end{bmatrix}$$
(3.23)

where,  $i_{L\alpha}$ ,  $i_{L\beta}$ ,  $i_0$  = phase currents in two phase stationary frame ( $\alpha\beta0$ ) in amperes  $i_{La}$ ,  $i_{Lb}$ ,  $i_{Lc}$  = phase quantities of the three phase load current in amperes

Now, the stationary structure of  $\alpha\beta$ -axes of the two phase current quantities  $i_{L\alpha}$  and  $i_{L\beta}$  are transformed into two phase synchronous frame (dq–axes) also known as Park's transformation. The transformation of  $\alpha\beta$  into dq is given in Equation (3.24), where  $\cos \theta$  and  $\sin \theta$  represent the synchronous unit vectors which usually are generated using PLL.

$$\begin{bmatrix} \mathbf{I}_{\mathrm{Ld}} \\ \mathbf{I}_{\mathrm{Lq}} \end{bmatrix} = \begin{bmatrix} \cos\theta & \sin\theta \\ -\sin\theta & \cos\theta \end{bmatrix} \begin{bmatrix} i_{\mathrm{La}} \\ i_{\mathrm{L\beta}} \end{bmatrix}$$
(3.24)

where,  $I_{Ld}$ ,  $I_{Lq}$  = phase currents in two phase synchronous frame (dq0) in amperes  $\theta$  = angle of transformation in rad/s (or degrees) After the conversion of components from  $\alpha\beta$  into the dq structure, the dq currents obtained comprise both AC and DC quantities as given in Equation (3.25). In this case, the DC part represents the fundamental component of current while the AC part represents the harmonic component.

$$\begin{bmatrix} \mathbf{I}_{\mathrm{Ld}} \\ \mathbf{I}_{\mathrm{Lq}} \end{bmatrix} = \begin{bmatrix} \mathbf{I}_{\mathrm{Ld(dc)}} + \mathbf{I}_{\mathrm{Ld(ac)}} \\ \mathbf{I}_{\mathrm{Lq(dc)}} + \mathbf{I}_{\mathrm{Lq(ac)}} \end{bmatrix}$$
(3.25)

where,  $I_{Ld(dc)}$ ,  $I_{Lq(dc)} = DC$  components in two phase synchronous frame in amperes

 $I_{Ld(ac)}$ ,  $I_{Lq(ac)}$  = AC components in two phase synchronous frame in amperes

The harmonic part can be extracted using the Low Pass Filter (LPF) indicated in Figure 3.7. The LPF is commonly used to separate the fundamental components from the harmonic component (Yap *et al.*, 2017). The d-axis current is made up of both active fundamental current ( $I_{d(dc)}$ ) and the load harmonic current ( $I_h$ ). The DC component is the fundamental component of current which rotates in synchronism with the rotating frame. Therefore, the current obtained after filtering  $I_d$  will be the fundamental component of the load current in the synchronous frame. In order to obtain the AC component,  $I_{dh}$ , the  $I_{d(dc)}$  is subtracted from the total d-axis currents  $I_d$  leaving behind only the harmonic component present in the load current. The q-axis current ( $I_q$ ) represents the fundamental reactive load currents and part of the load current. The inverse transformation is also performed in order to transform the currents from two phase synchronous frame ( $\alpha\beta$ ) as given in Equation (3.26).

$$\begin{bmatrix} I_{\alpha} \\ I_{\beta} \end{bmatrix} = \begin{bmatrix} \cos \theta & -\sin \theta \\ \sin \theta & \cos \theta \end{bmatrix} \begin{bmatrix} I_{dh} \\ I_{Lq} \end{bmatrix}$$
(3.26)

where,  $I_{dh}$  = harmonic component in the load current of the d-axis in amperes

Finally, the current in the two phase stationary frame  $\alpha\beta0$  is transformed back into the three phase stationary frame abc as given in Equation (3.27).

$$\begin{bmatrix} i_{a}^{*} \\ i_{b}^{*} \\ i_{c}^{*} \end{bmatrix} = \sqrt{\frac{2}{3}} \begin{bmatrix} 1 & 0 & \frac{1}{\sqrt{2}} \\ -\frac{1}{2} & \frac{\sqrt{3}}{2} & \frac{1}{\sqrt{2}} \\ -\frac{1}{2} & -\frac{\sqrt{3}}{2} & \frac{1}{\sqrt{2}} \end{bmatrix} \begin{bmatrix} i_{\alpha} \\ i_{\beta} \\ i_{0} \end{bmatrix}$$
(3.27)

where,  $i_a^*$ ,  $i_b^*$ ,  $i_c^*$  = three phase stationary frame compensation reference currents in amperes

In this model, the two current controllers transform the error obtained after the comparison of d and q components of current into voltage values.

## 3.6.3 The Phase Locked Loop

The PLL is considered as a very important element when designing controllers for the DSTATCOM. It is based on Clark's transformation technique. The PLL block in this thesis work takes the source voltage signal,  $V_s$  and generates a synchronisation angle/phase ( $\theta$ ), so that inverter current,  $i_F$  which is injected by the DSTATCOM into the operating power system is correctly synchronised with the source voltage. The PLL can also help by providing information about the frequency of the system. In this work however, the main focus is on the generation of the transformation angle,  $\theta$ . In order to transfer the variables from the abc frame to the synchronous reference frame (qd0), the transformation angle ( $\theta = \omega t$ ) is required. This transformation angle,  $\theta$  can be defined as the angle between the  $\alpha\beta$  - frame and the qd0 - frame. Therefore, if the voltage vector as given in Equation (3.28) is defined in parallel with the q-axis in the qd0 - frame, then, the transformation angle,  $\theta$  can be determined as given in Equation (3.29) and Equation (3.30). The magnitude of the voltage,  $V_0$  can be determined using Equation (3.31).

$$\vec{V}_{o} = \vec{V}_{\alpha} + j\vec{V}_{\beta}$$
(3.28)

$$\sin \theta = \frac{V_{\alpha}}{V_{o}} \tag{3.29}$$

$$\cos \theta = -\frac{V_{\beta}}{V_{o}} \tag{3.30}$$

$$V_{\rm o} = \sqrt{V_{\alpha}^2 + V_{\beta}^2} \tag{3.31}$$

where,  $\overrightarrow{V}_0 =$  voltage vector in volts

 $\vec{V}_{\alpha}$ ,  $\vec{V}_{\beta}$  = vectors of phase voltages in two phase stationary frame ( $\alpha\beta0$ ) in volts




Figure 3.8 Block Diagram of the Phase Locked Loop

To get the transformation angle, the PLL is mathematically obtained in the MATLAB software. The three-phase instantaneous voltages are denoted by  $V_{sa}$ ,  $V_{sb}$ , and  $V_{sc}$ . The corresponding voltages are transformed into  $\alpha\beta$ -frame and are denoted by  $V_{\alpha}$  and  $V_{\beta}$ . Figure 3.8 shows the detailed block diagram of the PLL.

## 3.6.4 Three Level Neutral Point Clamped Voltage Source Inverter

In simple terms, an inverter which creates an AC voltage (and current) from a dc voltage source is termed as VSI. A VSI is a power converter which is systematically controlled to reproduce a reference current,  $I_{ref}$  as inverter current,  $i_F$  at its output at suitable magnitude. It is equipped with a DC-link capacitor (energy storage element) which also serves as input to the inverter. The fundamental AC voltage rating of the inverter was determined using Equation (3.32) (Bhim *et al.*, 2015). The main function of the VSI is to produce a sinusoidal AC voltage at its output with minimal harmonic distortion from a DC voltage source,  $V_{dc}$  which serves as an input voltage to it.

$$V_{ac(rms)} = \frac{m_i V_{dc}}{2\sqrt{2}}$$
(3.32)

where,  $V_{ac(rms)} = rms$  AC voltage in volts

 $m_i = modulation index$ 

 $V_{dc} = DC$  source input voltage of the VSI in volts

The Neutral Point Clamped (NPC) multilevel inverter in its classification, uses capacitors in series to divide up the dc bus voltages into a set of voltage levels. In this model, the three level NPC multilevel inverter is controlled to produce the staircase voltage of three levels and sinusoidal current waveform. The circuit diagram of the three level NPC inverter is as shown in Figure 3.9. The voltages across each of the DC capacitors  $C_{dc1}$  and  $C_{dc2}$  are equal to half of the input DC voltage. The principle of operation of the circuit by considering only one arm (e.g., phase a) can be described as follows:

State 1: If the two upper transistors  $S_{a1}$  and  $S_{a2}$  are in the ON position, then the lower transistors  $S_{a3}$  and  $S_{a4}$  will be in the OFF position. This gives a voltage output of  $V_{dc}/2$ . State 2: If transistors  $S_{a1}$  and  $S_{a4}$  are in the OFF position, then transistors  $S_{a2}$  and  $S_{a3}$  will be in the ON position. This gives a voltage output of '0'.

State 3: If the two lower transistors  $S_{a3}$  and  $S_{a4}$  are in the ON position, then the upper transistors  $S_{a1}$  and  $S_{a2}$  will be in the OFF position. This gives a voltage output of  $-V_{dc}/2$ . Table 3.1 shows the switching state of the three level NPC inverter considering only phase A. The state condition 1 means switch is ON and 0 means switch is OFF.




Figure 3.9 The Three Level Neutral Point Clamped Voltage Source Inverter

	Voltago Loval			
S <sub>a1</sub>	S <sub>a2</sub>	S <sub>a3</sub>	S <sub>a4</sub>	Voltage Level
1	1	0	0	$\frac{V_{dc}}{2}$
0	1	1	0	0
0	0	1	1	$\frac{-V_{dc}}{2}$

Table 3.1 Switching States of the Three – Level Neutral Point Clamped VSI

## 3.6.5 DC Capacitor and DC-Link Bus Voltage

The DC capacitor is meant to serve as energy storage device and also an input source to the inverter. It is located at the DC side of the inverter and also carries the input ripple current. This capacitor is being charged by the inverter itself. Selection of the DC bus voltage,  $V_{dc-ref}$  and capacitance of the capacitor value,  $C_{dc}$  need special attention as both have influence on the output voltage,  $V_F$  generated by the DSTATCOM. In the determination of the DC voltage, the minimum DC voltage of the VSI of the DSTATCOM should be greater than twice that of the peak of the phase voltage of the distribution system (Bhim *et al.*, 2015). The determination of the DC voltage and capacitor value was done based on Equations (3.33) and (3.34) (Ahmet *et al.*, 2015).

$$V_{dc-ref} = \frac{\sqrt{2}V_{LL}}{m_i}$$
(3.33)

$$C_{dc} = \frac{3S_{n}nT}{(1.8V_{m})^{2} - (1.4V_{m})^{2}}$$
(3.34)

where,  $C_{dc} = DC$  capacitor in farad

 $V_{LL}$  = line-to-line grid voltage in volts

 $V_m$  = peak value of the grid phase voltage in volts

 $S_n$  = power rating of the system in kVA

T = time period of the system in seconds

n = cycle that starts to operate the controller

From Figure 3.1 the DC current,  $I_{dc}$  is the current through the capacitor,  $C_{dc}$ . This current charges or discharges the capacitor.

#### Equalising resistance

When capacitors are placed in series, it is difficult to have the same voltage across each capacitor. This may be due to the differences in the dielectric insulation resistance of the individual capacitors. In this work, equalising resistor,  $R_E$  is used to overcome the problem of voltage variation across the two DC capacitors being used as a storage device. The value of the equalising (balancing) resistor is calculated using the expression given in Equation (3.35) (Anon., 2013a).

$$R_E = \frac{10}{C} \tag{3.35}$$

where, R<sub>E</sub> = equalising resistance in ohms C = capacitance in microfarads

# 3.6.6 Inverter Output Filter

The interface inductor,  $L_f$  serves as a filter inductor used to filter out the high-frequency components in order to shape the compensating current injected at PCC. The inductor filter is said to be the first order filter suitable for high switching frequency inverters. The value of the interfacing inductance is selected based on the compensating current,  $i_F$ . It can be calculated for by applying the expression as given in Equation (3.36) (Bhim *et al.*, 2015).

$$L_{f} = \frac{\sqrt{3}m_{i}V_{dc}}{12af_{s}I_{crp}}$$
(3.36)

where,  $L_f$  = interface inductor in henry

a = overloading factor  $I_{crp}$  = current ripple in amperes

 $f_s = switching frequency in hertz$ 

#### 3.6.7 Sinusoidal Pulse Width Modulation Voltage Controller

Sinusoidal Pulse Width Modulation (SPWM) is a type of carrier-based pulse width modulation. In the SPWM technique, a sinusoidal waveform is normally produced by filtering a varying width output of the pulse waveform. The quality of the sine wave depends on the switching frequency of the SPWM (Ahuja and Kumar, 2014). The switching frequency is referred to as carrier frequency whiles that of the fundamental sine wave is called modulation frequency. The switching frequency is chosen to be much higher than the fundamental frequency of the voltage signal. According to Wang *et al.* (2015) the ratio of the switching frequency and fundamental frequency of the voltage signal should be a multiple of 3 for a better reduction of THD.

The principle of operation of SPWM is based on comparing the carrier signal and the pure sinusoidal modulation signal. The PWM control requires generation of both reference and carrier signals that feed into a comparator which then creates modulated pulses depending on the difference between the signals as shown in Figure 3.10 and Figure 3.11 (Ali, 2014). The opening and closing times of the switches are determined by the point of intersection between the reference waveform and the carrier waveform. In this research, a three phase SPWM is used as the gate signal generator for the three level NPC VSI. A carrier voltage waveform is therefore compared with three sinusoidal control voltages which are 120° out of phase with each other. The relative levels of the waveforms are used to control the switching of the device in each phase leg of the inverter. Equation (3.37) gives the frequency modulation ratio of the system.

$$m_{\rm r} = \frac{f_{\rm c}}{f_{\rm m}} \tag{3.37}$$

where, m<sub>r</sub> = modulation ratio

 $f_c = carrier frequency in hertz$ 

 $f_m$  = fundamental frequency in hertz





Figure 3.10 Simplified Model of a Comparator



The control system regulates the voltage and current. It comprises two loops: the major voltage loop and the minor nonlinear load current loop in cascade. The voltage loop is to keep the voltage,  $V_{dc}$  constant in order to safeguard harmonic current generated by nonlinear load. The current loop is to generate the appropriate current,  $i_F$  that is to be injected into the PCC via the filter at the output of the inverter, in order to mitigate the harmonic current generated by the nonlinear load. Effectiveness of the control system requires a good design that assures of the needed robustness.

#### **3.7** Design of the Control System

The control system design includes two sets of controllers: A dc voltage controller providing reference signal to the control system in order to maintain the voltage,  $V_{dc}$  constant and the current controllers which generate switching signals based on the reference and the measured signals. Figure 3.12 shows the block diagram of the control structure of the DSTATCOM, whilst Figure 3.13 illustrates the general block diagram of the closed loop control system. The simplified version of the control system is presented in Figure 3.14 and Figure 3.15 depicts the voltage and current control loops.




Figure 3.12 Block Diagram of the Control Structure of DSTATCOM




Figure 3.13 General Block Diagram of the Closed Loop Control System




Figure 3.15 Block Diagram depicting the Voltage and Current Control Loops

#### 3.7.1 Governing Equations of the Control System

The closed loop control system can be found in Figure 3.13. The d-q frame was used in the implementation of the current control loop in this model. There are two separate PI current controllers inside the current loop which represent the direct (d) and quadrature (q) currents that produce  $V_d$  and  $V_q$  reference voltages, respectively.

For the sake of simplicity, and with the fact that the d and q axis will have similar form of equations, only the d-axis equations will be used for analysis hence the q-axis elements are not included in Figure 3.14. With reference to Figure 3.14, the current controller transforms the error obtained after comparison of the reference current,  $I_{d-ref}$  with the measured,  $I_d$  component of current into the voltage value  $V_d$ . The representative transfer function of the PI current controller is as given by Equation (3.38). The governing equations for the error and the d-axis PI current controller are given by Equations (3.39) and (3.40), respectively.

$$\frac{\mathbf{V}_{d}(\mathbf{s})}{\mathbf{e}_{i}(\mathbf{s})} = \mathbf{K}_{pc} + \frac{\mathbf{K}_{ic}}{\mathbf{s}}$$
(3.38)

$$e_i(s) = I_{dref}(s) - I_d(s)$$
 (3.39)

$$V_{d}(s) = e_{i}(s)\left(K_{p} + \frac{K_{i}}{s}\right) = \left(I_{dref}(s) - I_{d}(s)\right)\left(K_{pc} + \frac{K_{ic}}{s}\right)$$
(3.40)

where,  $V_d(s) =$  Laplace transform of output signal of current controller

 $e_i(s)$  = Laplace transform of error signal at the input of current controller

 $I_d(s)$  = Laplace transform of the direct axis current signal in amperes

 $I_{dref}(s) = Laplace transform of the reference direct axis current signal in amperes$ 

 $K_{pc}$  = proportional gain of current controller

 $K_{ic}$  = integral gain of current controller

The voltage controller as can be found in Figure 3.14 is a DC-link capacitor voltage controller. The output voltage,  $V_F$  of the DSTATCOM is generated by the VSI operated from the DC-link capacitor. Therefore, the main function of the PI voltage controller is to

control the DC capacitor voltage,  $V_{dc}$  in order to maintain a constant voltage across the storage capacitor,  $C_{dc}$ . To maintain a constant DC-link voltage, it is required to calculate the error,  $e_v$  by subtracting the DC capacitor voltage,  $V_{dc}$  from the reference DC voltage,  $V_{dc-ref}$  as given by Equation (3.41). The voltage controller implemented as a PI controller also provides a current setpoint value to the current controller. The representative transfer function of the PI voltage regulator and the output signal of the voltage controller are given in Equations (3.42) and (3.43), respectively.

$$e_v(s) = V_{dc-ref}(s) - V_{dc}(s)$$
 (3.41)

$$\frac{\mathbf{I}_{d-\text{ref}}(s)}{\mathbf{e}_{v}(s)} = \mathbf{K}_{pv} + \frac{\mathbf{K}_{iv}}{s}$$
(3.42)

$$I_{d-ref}(s) = e_v(s) \left( K_{pv} + \frac{K_{iv}}{s} \right) = \left( V_{dc-ref}(s) - V_{dc}(s) \right) \left( K_{pv} + \frac{K_{iv}}{s} \right)$$
(3.43)

where,  $e_v(s) = Laplace$  transform of the error voltage signal  $V_{dc-ref}(s) = Laplace$  transform of the reference DC voltage in volts  $V_{dc}(s) = Laplace$  transform of the measured DC voltage signal across the storage capacitor  $C_{dc}$  in volts  $K_{pv} =$  proportional gain of voltage controller  $K_{iv} =$  integral gain of voltage controller

The signal at the output of the inverter voltage is as given in Equation (3.44).

$$V_{inv}(s) = V_d^*(s) \left(\frac{1}{T_{inv}s + 1}\right)$$
 (3.44)

where,  $V_{inv}(s) =$  Laplace transforms of the inverter output voltage signal in volts

 $V_d^*(s)$  = Laplace transform of the switching voltage signal at the input of the SPWM in volt

 $T_{inv}$  = switching time delay in seconds

Equation (3.45) gives the switching time delay in terms of the switching frequency.

$$T_{inv} = \frac{T_{sw}}{2} = \frac{1}{2f_{sw}}$$
 (3.45)

where,  $T_{sw}$  = switching time constant of the VSI in seconds


 $f_{sw} = switching frequency in Hz$ 

The transfer function of the filter, nonlinear load and dc capacitor are given by Equations (3.46), (3.47) and (3.48), respectively.

$$G_{f}(s) = \frac{1}{R_{f} + sL_{f}}$$
(3.46)

$$G_{NL}(s) = \frac{1}{R_{NL} + sL_{NL}}$$
 (3.47)

$$G_{\rm C}({\rm s}) = \frac{1}{{\rm sC}}$$
(3.48)



With regard to Figure 3.14, the following expressions as given in Equations (3.49), (3.50) and (3.51), respectively are deduced for the computations.

$$I_{\rm F}(s) = V_{\rm inv}(s) \left(\frac{1}{R_{\rm f} + sL_{\rm f}}\right)$$
(3.49)

$$V_{dc}(s) = I_{NL}(s) \left(\frac{1}{R_{NL} + sL_{NL}}\right) \left(\frac{1}{sC}\right)$$
(3.50)

$$I_{NL}(s) = I_F(s) + I_S(s) - I_{LL}(s)$$
 (3.51)

where,  $I_F(s) =$  Laplace transform of the filter output current signal in amperes

 $I_{NL}(s) =$  Laplace transform of the nonlinear load current signal in amperes

 $I_{S}(s)$  = Laplace transform of the source current signal in amperes

 $I_{LL}(s)$  = Laplace transform of the linear load current signal in amperes

Figure 3.16 establishes the transfer function version of Figure 3.15 whilst that of Figure 3.17 illustrates the implementation of the Figure 3.16 in MATLAB/Simulink software environment. This is done in order to tune the PI controllers and validate the performance of the control system.






Figure 3.17 Simulink Implementation of the Control System




Figure 3.18 Response of the Control System for the First Case




Figure 3.20 Response of the Control System for the Third Case

After the control system design, it was tested by way of simulations for three different cases of nonlinear loading in order to check its robustness. Figure 3.18 shows the response of the control system when the nonlinear load is first of all connected whilst Figure 3.19 illustrates the response of the same control system with a connected nonlinear load which is two times or double the magnitude of the first load. The response in the case of three times or triple of

the first nonlinear loading with its magnitude is also shown in Figure 3.20. Considering the loads connected with their corresponding waveforms, it is observed that with a large magnitude of load current, the rise and settling times of the controller are much greater as compared with the smaller magnitude of load current. The control system serves as the heart of harmonic mitigation. The ability of the control system to maintain a constant voltage,  $V_{dc}$  at the input of the NPC inverter determines the magnitude of harmonics that can be mitigated. With reference to Figure 3.18, Figure 3.19 and Figure 3.20, respectively it can be concluded that the control system as an integral part of DSTATCOM is working as expected. Although the magnitude of the connected load influences the rise and settling times, it is able to maintain a constant dc voltage.

#### **3.8** Computer Simulations

Computer simulations were carried out to verify the system's ability to mitigate the nonlinear load generated harmonics and also to confirm, or otherwise, the effectiveness of the control system in regulating the dc capacitor voltage,  $V_{dc}$ . This is done when both linear and nonlinear loads are connected to the system and simulated one after the other. The control system design was done and simulated in order to check the response of the PI controllers with respect to the connected loads. The effect of harmonics on the waveform can also be seen through simulations. MATLAB tuning is done on the control system in the course of the simulations. The proportional and integral gains of the voltage and current controllers were obtained as a result of the tuning. The tuned PI controller gains obtained from the designed tuning were used in implementing the system arrangement for determining the total harmonics generated and subsequently mitigated. Figure 3.21 shows the complete circuit implementation of the proposed system in MATLAB/Simscape software environment. The block labeled scope 1 display the source voltage and current waveforms whiles that of scope 3 display the capacitor voltage,  $V_{dc}$  as a response of the control system. The C-source codes for the control system can be found at Appendix B.




Figure 3.21 The Complete Circuit Implementation of Proposed System in MATLAB/Simulink Software

#### 3.9 Summary

This chapter has presented methods and techniques employed for the accomplishment of this research work. Modelling of the various sections of the proposed system was done. In the circuit design, a stiff power source was used as the supply to the power distribution system where three phase, three winding transformer was used as the PCC. Both linear and nonlinear loads were connected at the PCC. Since the main focus is to mitigate harmonics, three level NPC VSI based DSTATCOM was incorporated to reduce the high harmonics content generated by the nonlinear load. Within the DSTATCOM is the control system together with SPWM, 3-level NPC inverter, output filter, PLL among others. The performance of the DSTATCOM mainly depended on the control system. In conclusion, computer simulations of the system using MATLAB/Simulink software were conducted to confirm the effectiveness of the control system.



## **CHAPTER 4**

#### **RESULTS AND DISCUSSIONS**

#### 4.1 Introduction

There are many techniques which can be used to mitigate current harmonics. This chapter presents the simulation results after using DSTATCOM at the PCC on a power distribution system. The power distribution system with the DSTATCOM was simulated in MATLAB/Simulink environment using Simulink blocks. Results presented in this chapter are the simulation results with reference to the stated objectives.

#### 4.2 Simulation Test Results on the System

The system parameters used for the simulations are given in Table 4.1. The supply voltage of the power distribution system is 400 V with the line frequency of 50 Hz.

SN	System Parameter	Parameter Value
1.	Source Voltage and Frequency	$V_{\rm s} = 400  {\rm V}$ , 50 Hz
2.	Source Impedance	$R_{s} = 0.1 \Omega$ , $L_{s} = 0.01 \text{ mH}$
3.	Linear Load	$R = 50 \Omega$ , and $L = 0.01 \text{ mH}$
`4.	DC Bus Voltage	$V_{dc} = 620 \text{ V}$
5.	DC - link Capacitor	$C_{dc1} = C_{dc2} = 100 \ \mu F$
6.	Equalising Resistance	$R_E = 15 \text{ k}\Omega$
7.	Filter Inductance and Resistance	$L_{f} = 95 \text{ mH } R_{f} = 8 \Omega$
8.	PI Voltage Controller	$K_p = 1.09 \ K_i = 0.38$
9.	PI Current Controller	$K_p = 0.16$ $K_i = 0.000304$

Table 4.1 System Parameters used in the Simulation

The line-to-line output voltage of the three-level NPC VSI which corresponds to the time interval of  $0 \le t \le 0.4$  s is shown in Figure 4.1. The line-to-line output voltage comprises three levels of square waveform (or staircase) which is close to sinusoidal waveform.




Figure 4.1 Line – to – Line Stepped Output Voltage of 3-Level NPC VSI

The voltage across the energy storage capacitor  $C_{dc}$  which has been maintained at a DC voltage of 620 V is shown in Figure 4.2. This shows that the control system is able to maintain the constant voltage,  $V_{dc}$ .




Figure 4.2 Response of the Control System

Figure 4.3 is the source voltage and current waveforms when a linear load was connected. It is to be noted that for a linear load, the harmonic is negligibly small such that it can be neglected. Both voltage and current waveforms therefore appear to be undistorted and normally referred to as pure sinusoidal waveforms.




Figure 4.3 Source Voltage and Current Waveforms with Linear Load Connected

## 4.3 Simulation Results with and without DSTATCOM

Figure 4.4 shows another line-to-line output voltage of the three-level NPC VSI and the corresponding dc capacitor voltage. In this case, a nonlinear load was connected which corresponded to the time interval of  $0 \le t \le 0.4$  s and DSTATCOM was also connected at the PCC through a circuit breaker at the time interval of 0.2 s  $\le t \le 0.4$  s. This demonstrates the response of DSTATCOM to sudden changes in the circuit. The corresponding waveforms of the source voltage and current are shown in Figure 4.5. In Figure 4.5, it can be seen that at time interval of  $0 \le t \le 0.2$  s, the current waveforms are distorted with harmonics and were mitigated between the period of 0.2 s  $\le$  to  $\le 0.4$  s as a result of the DSTATCOM been connected. This validates the responsiveness of DSTATCOM with regard to current harmonics reduction.




Figure 4.4 Line-to-Line Output Voltage of VSI and Response of the System




Figure 4.5 Source Voltage and Current Waveforms for Nonlinear Load with DSTATCOM Connected at 0.2 secs

As a way of checking the consistency in the performance of the control system in the DSTATCOM, three different nonlinear loads were connected to the power distribution system one after the other. These nonlinear loads are classified as Load 1, Load 2 and Load 3 with the values  $R_{NL} = 100 \Omega$ ,  $L_{NL} = 0.01 \text{ mH}$ ;  $R_{NL} = 200 \Omega$ ,  $L_{NL} = 0.02 \text{ mH}$ ; and  $R_{NL} = 300 \Omega$ ,  $L_{NL} = 0.03 \text{ mH}$ , respectively. Figure 4.6 shows the source voltage and current waveforms after connecting load 1 to the system. It can be seen that there have been harmonics generated by the nonlinear load. Whilst the voltage waveforms remained purely sinusoidal, the current waveforms became distorted. This effect of current distortion is in this research referred to as the current harmonics.

Fast Fourier Transform (FFT) analysis is one of the most important tools normally used in finding the percentage of the THD caused in an ideal waveform due to the disturbances as a result of nonlinear load. In this research, FFT analysis of the source current was performed using "powergui". The powergui is the block which gives a series of possibilities for tuning and understanding its operation. The result of FFT analysis carried out on source current waveforms of Figure 4.6 is shown in Figure 4.7. It has been observed from the result of FFT analysis that; the percentage of harmonic content generated due to the nonlinear load on the system is 12.92%. On the other hand, Figure 4.8 shows the results of the FFT analysis on the current waveform after the application of the DSTATCOM on the system. The THD

reduced to 5.71%. In this case, the investigation with DSTATCOM for installation on power distribution system for harmonics reduction has been demonstrated successfully.

Figure 4.6, Figure 4.7 and Figure 4.8, show the results for "Load 1". Figure 4.9 illustrates the corresponding response of the control system. Load 1 serves as the base case for the other two loads. The "Load 2" connected to the system is double that of "Load 1" whilst that of "Load 3" is three times or triple that of "Load 1". These three categories of load are nonlinear. The FFT analysis is also carried out on the other two loads to check the THD before and after connecting the DSTATCOM. Their results are shown in Figure 4.10, Figure 4.11, Figure 4.12 and Figure 4.13 for "Load 2" whilst that of "Load 3" are shown in Figure 4.14, Figure 4.15, Figure 4.16 and Figure 4.17. Figure 4.13 and Figure 4.17 illustrated the response of the control system with respect to the "Load 2" and "Load 3".




Figure 4.6 Source Voltage and Current Waveforms with Nonlinear Load 1 without DSTATCOM




Figure 4.7 Result of FFT Analysis of Source Current without DSTATCOM showing Waveform and Spectrum




Figure 4.8 Result of FFT Analysis of Source Current with DSTATCOM showing Waveform and Spectrum




Figure 4.9 Response of the Control System when "Load 1" is Connected




Figure 4.10 Source Voltage and Current Waveforms with Nonlinear Load 2 without DSTATCOM




Figure 4.11 Result of FFT Analysis of Source Current without DSTATCOM showing Waveform and Spectrum




Figure 4.12 Result of FFT Analysis of Source Current with DSTATCOM showing Waveform and Spectrum




Figure 4.13 Response of the Control System when "Load 2" is Connected




Figure 4.14 Source Voltage and Current Waveforms with Nonlinear Load 3 without DSTATCOM




Figure 4.15 Result of FFT Analysis of Source Current without DSTATCOM showing Waveform and Spectrum




Figure 4.16 Result of FFT Analysis of Source Current with DSTATCOM showing Waveform and Spectrum




Figure 4.17 Response of the Control System when "Load 3" is Connected

From the control system response graph, it can be noticed that the magnitude of the load affects the response of the control system and hence influences the level of percentage reduction of the harmonic content in the system. Table 4.2 shows the three categories of the nonlinear load, and the corresponding magnitudes of THD and their levels of mitigation accomplished by DSTATCOM.

Table 4.2 Total Harmonic Distortion of the Source Current,  $i_{\rm S}$  before and afterMitigation

	Mitigation	111			
SN	Nonlinear Load		Before Mitigation %THD <sub>I</sub>	After Mitigation %THD <sub>I</sub>	
1.	Load 1: $R_{NL} = 100 \Omega$ ,	L <sub>NL</sub> = 0.01 mH	12.92	5.71	
2.	Load 2: $R_{NL} = 200 \Omega$ ,	$L_{NL} = 0.02 \text{ mH}$	16.19	6.89	
3.	Load 3: $R_{NL} = 300 \Omega$ ,	L <sub>NL</sub> = 0.03 mH	16.41	6.26	

From Table 4.2 the percentage harmonic reduction is calculated as follows:

Percentage reduction = 
$$\frac{\text{Initial value} - \text{Final value}}{\text{Initial value}} \times 100\%$$
$$= \frac{12.92 - 5.71}{12.92} \times 100\%$$
$$= 55.8\%$$

This calculation is based on load 1 due to the fact that its mitigation level which stood at 5.71 is closer to the permissible standard as indicated in Appendix A.

## 4.4 Summary of Findings

The summary of findings of this research are presented as follows:

- Total current harmonic levels of 12.92%, 16.19% and 16.41% got reduced to 5.71%, 6.89% and 6.26%, respectively by virtue of the responsiveness of SRF theory-based DSTATCOM;
- ii. At a nonlinear loading level of  $R_{NL} = 100 \Omega$ ,  $L_{NL} = 0.01 \text{ mH}$ , the mitigated harmonics stood at 5.71% which is still higher than the harmonics standard value of 5% and below (see Table A1 of Appendix A);
- iii. Control system performance for the nonlinear loading of  $R_{NL} = 100 \Omega$  $L_{NL} = 0.01 \text{ mH}; R_{NL} = 200 \Omega$ ,  $L_{NL} = 0.02 \text{ mH}; R_{NL} = 300 \Omega$ ,

 $L_{NL} = 0.03 \text{ mH}$  gave steady state voltage values of 489 V, 555 V and 575 V, respectively as against a reference voltage of 620 V. The corresponding settling times were 0.025 secs, 0.022 secs, and 0.21 sec respectively; and

iv. From Figure 4.7 the nonlinear load generated fifth and seventh harmonics with the percentage magnitude of 12% and 4%, respectively with third harmonics being zero; DSTATCOM reduced the nonlinear load harmonic generated by 55.8%.

## **CHAPTER 5**

#### CONCLUSIONS AND RECOMMENDATIONS

#### 5.1 Conclusions

Power quality problem is as a result of the increasing rate of use of power electronics equipment's normally referred to as nonlinear loads. In order to maintain the quality of power, the problems affecting the power quality must be treated efficiently. Among the different types of power quality problems, harmonics is one of the dangerous factors that lead to power quality problem in power distribution systems. The design of the system which comprises the power distribution system, the DSTATCOM and the connected load was done successfully. Modelling and implementation of the system using MATLAB/Simulink software was also done successfully. Constituting the DSTATCOM is the DC voltage, VSI and the control system. Among these three things the control system plays a crucial role in the performance of the DSTATCOM. From this research the following conclusion were drawn:

- DSTATCOM is able to mitigate some desirable percentage of harmonics at PCC thereby preventing the harmonics generated by consumers' nonlinear load from reaching the supply source where it will generate into voltage harmonics;
- ii. The percentage magnitude of  $THD_I$  reduction depends solely on the responsiveness of the designed control system of DSTATCOM; and
- iii. DSTATCOM performance is highly dependent on the reference tracking effectiveness of the control system. Further desirable performance of the control system will require improvements in tuning the voltage and current controllers.

#### 5.2 **Recommendations**

The following are the recommendations based on the findings and conclusions drawn from the research conducted:

i. DSTATCOM is recommended for use in reducing current harmonics levels generated by nonlinear loads in distribution systems. However, its control system requires further improvement; and ii. Artificial intelligence techniques need to be employed in tuning and optimizing the voltage and current controllers of the DSTATCOM.

## 5.3 Research Contributions

The research contributions are registered as follows:

- i. Use of SRF theory-based DSTATCOM in mitigating current harmonics content generated by nonlinear loads in power distribution systems; and
- ii. Successful design of the control system of DSTATCOM and use of three winding isolation transformer for the purpose of current harmonics mitigation in low voltage distribution systems.

## 5.4 Future Research Directions

Continuation of this research entails the following:

- i. Further research should explore use of multi-source multilevel inverters such as the H-bridge in place of the three level NPC VSI of the DSTATCOM; and
- Optimisation algorithms such as Particle Swarm Optimisation (PSO), Bacteria Foraging Optimisation Algorithm (BFOA), and Gravitational Search Algorithm (GSA) should be employed in tuning the controllers of the control system of DSTATCOM for better performance.

#### REFERENCES

- Adarsh, P. and Sijo, G. (2015), "Comparison of Control Strategies of DSTATCOM for Harmonic Mitigation", International Research Journal of Engineering and Technology, Vol. 2, Issue 4, pp. 2029 – 2035.
- Ahmet, T., Yeliz, Y. and Mohammad, B. L. (2015), "Step by Step Design Procedure of a Distribution Static Synchronous Compensator", *Cukura University Journal of the Faculty of Engineering and Architecture*, Vol. 30, Issue 1, pp. 117 – 131.
- Ahuja, R. K. and Kumar, A. (2014), "Analysis, Design and Control of Sinusoidal PWM Three Phase Voltage Source Inverter Feeding Balanced Loads at Different Carrier Frequencies Using MATLAB", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 3, No. 5, pp. 9557 – 9563.
- Akhila, A., Manju, A. M. and Nisha, G. K. (2016), "Comparative Analysis of Flying Capacitor and Cascaded Multilevel Inverter Topologies Using SPWM", *International Journal of Engineering Trends and Technology*, Vol. 40, No. 1, pp. 6-10.
- Ali, C., Abdelhalim, K., Mohammed, K. F. and Mohammed, F. B. (2016), "Four Leg DSTATCOM based on Synchronous Reference Frame Theory with Enhanced Phase Locked Loop for Compensating a Four Wire Distribution Network under Unbalanced PCC Voltages and Loads", *Journal of Power Technologies*, Vol. 96, No. 1, pp. 15 – 26.
- Ali, O. M. A. (2014), "Neutral Point Inverter Controller Using H Infinity Techniques", *Unpublished MSc Thesis Report*, University Tun Hussien Onn, Malaysia, 51 pp.
- Ambarnath, B., Sujit, K. B. and Bhim, S. (2012), "DSTATCOM Control Algorithms: A Review", *International Journal of Power Electronics and Drive Systems*, Vol. 2, No. 3, pp. 285 – 296.

- Anaya-Lara, O., Campos-Goana, D., Moreno-Goytia, E. and Adam, G. (2014), Offshore Wind Energy Generation Control, Protection and Integration to Electrical Systems, John Wiley and Sons Ltd, Chichester, UK, 1<sup>st</sup> edition, 307 pp.
- Andrzej, M. T. (2016), *Introduction to Modern Power Electronics*, John Wiley and Sons, New Jersey, USA, 3<sup>rd</sup> edition, 471 pp.
- Anon. (2013), "Illinois Capacitor, INC", <u>www.illinoiscapacitor.com</u>. Accessed: December 20, 2018.
- Anon. (2014), IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems, IEEE Standard Association, New York, USA, pp. 1 – 29. Accessed: July 21, 2016.
- Babu, S. S. and Elangovan, R. (2017), "Harmonic Mitigation and Reactive Compensation by SRF/MCPWM Control of MLI-STATCOM in Power Distribution Networks", *International Journal of Research in Science and Engineering*, Vol. 3, Issue 3, pp. 696 – 707.
- Basim, M. A. K. (2017), "Analysis for Industrial Grid Containing Nonlinear Loads", Wasit Journal of Engineering Science, Vol. 5, No. 1, pp. 35 – 58.
- Benazir, H. A., Amya, M., Sathyapriya, M., Anju, R. and Kumar, P. (2014), "Fuzzy Logic Controller based 3-Phase Shunt Active Power Filter for Current Harmonic Mitigation", *International Journal of Advanced Research in Electrical, Electronics* and Instrumentation Engineering, Vol. 3, Issue 3, pp. 7789 – 7796.
- Bhim, S., Ambrish, C. and Kamal, A. (2015), Power Quality Problems and Mitigation Techniques, John Wiley and Sons Ltd, Chichester, UK, 1<sup>st</sup> edition, 599 pp.
- Boudaghi, A. and Tousi, B. (2012), "DSTATCOM based Five-Level Cascaded H-Bridge Multilevel Inverer for Power Quality Improvement", *International Journal on Technical and Physical Problems of Engineering*, Vol. 4, No. 3, pp. 110 – 117.

- Chandra, B. (2008), "Control of VSC-HVDC for Wind Power", *Unpublished MSc Thesis Report*, Norwegian University of Science and Technology, Norway, 67 pp.
- Chavan, D. S. and Mahagaonkar, M. S. (2015), "Cascaded H-Bridge Five Level Inverter for Harmonics Mitigation and Reactive Power Control", *International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering*, Vol. 4, Issue 3, pp. 1216 – 1223.
- Contractor, J., Kapil, P. N. and Shah, B. (2015), "Harmonic Mitigation for Power Quality Improvement", *International Journal of Research in Engineering and Technology*, Vol. 4, Issue. 5, pp. 5 – 12.
- Das, J. C. (2015), *Power Systems Harmonics and Passive Filter Designs*, John Wiley and Sons, Inc., New Jersey, Canada, 1<sup>st</sup> edition, 844 pp.
- De La Rosa, F. C. (2015), *Harmonics, Power Systems and Smart Grids*, Taylor and Francis Group LLC, Texas, USA, 2<sup>nd</sup> edition, 274 pp.
- Devaraju, T., Reddy, V. C. V. and Kumar, M. V. (2010), "Role of Custom Power Devices in Power Quality Enhancement: A Review", *International Journal of Engineering Science and Technology*, Vol. 2, Issue 8, pp. 3628 – 3634.
- Desai, P., Mihir, K., Stefee, S. and Bhavik, P. (2017), "Mathematical Modelling of Back to Back Topology VSC's for HVDC System", *International Journal of Advance Engineering and Research Development*. Vol. 25, No. 4 pp. 1 – 7
- Desale, P. A., Dhawale, V. J. and Bandgar, R. M. (2014), "Brief Review Paper on the Custom Power Devices for Power Quality Improvement", *International Journal of Electronic and Electrical Engineering*, Vol. 7, No. 7, pp. 723 – 733.
- Ekhlas, M., Hamdan, D. and Mohd, H. S. (2015), "Advanced Techniques in Harmonic Suppression via Active Power Filter: A Review", *International Journal of Power Electronics and Drive Systems*, Vol. 6, No. 2, pp. 185 – 195.

- Euzeli, C. D. S. and Edison, R. C. S. (2015), Advanced Power Electronics Converters, John Wiley and Sons, Inc., New Jersey, Canada, 1<sup>st</sup> edition, 353 pp.
- Eyad, A. (2016), "Harmonic Assessment in Jordanian Power Grid based on Load Type Classification", WSEAS Transactions on Power Systems, Vol. 11, pp. 58 64.
- Gaddafi, S. S., Abdullahi, B. K., Ibrahim, H. S. and Tankut, Y. (2016), "A Review of Multilevel Inverter Topology and Control Techniques", *Journal of Automation and Control Engineering*, Vol. 4, No. 3, pp. 233 – 241.
- Geetha, R. and Devi, M. A. (2012), "Various Control Techniques for Power Quality Improvement Using DSTATCOM", *International Journal of Power Control Signal and Computation*, Vol. 4, No. 2, pp. 4 – 7.
- Gupta, C. K. and Chaudhari, M. B. (2015), "Simulation of Synchronous Reference Frame Theory-based Method for Harmonic Mitigation", *International Journal of Advanced Engineering and Research Development*, Vol. 2, Issue 3, pp. 509 – 516.
- Hinduja, M., Rathi, M. K., Christa, S. J. and Prabha, N. R. (2015), "PI Control of Multilevel Inverter-based Shunt Active Power Filter for Harmonic Mitigation in Three Phase Systems", *International Conference on Circuit, Power and Computing Technologies*, pp. 1–8.
- Hurkadli, P. and Kulkarni, D. B. (2017), "Comprehensive Review of DSTATCOM for Power Quality Improvement", *International Journal of Engineering, Technology, Science and Research*, Vol. 4, Issue 5, pp. 344 – 353.
- Jaisiva, S., Neelan, S. and Ilansezhian, T. (2016), "Harmonic Analysis in Non–linear Loads of Power System", *International Research Journal of Engineering and Technology*, Vol. 3, Issue 5, pp. 1474 – 1478.
- Kalyani, R. and Kamaraju, V. (2015), "A New Multilevel-based DSTATCOM for Power Quality Improvement", International Journal of Scientific Engineering and Technology Research, Vol. 4, Issue 16, pp. 3099 – 3103.

- Kamenka. A. (2014), "Six Tough Topics about Harmonic Distortion and Power Quality Indices in Electric Power Systems", <u>www.schaffner.com</u> Accessed: October 30, 2016.
- Karthikeyan, V., Vijayalakshmi, V. J. and Jeyakumar, P. (2014), "Selective Harmonic Elimination for 3-Phase Voltage Source Inverter", *American Journal of Electrical* and Electronic Engineering, Vol. 2, No. 1, pp. 17 – 20.
- Kayasth, J. and Hasabe, R. P. (2017), "Cascaded H-Bridge Multilevel Inverter-based DSTATCOM for Power Quality Improvement", *International Journal of Modern Trends in Engineering and Research*, Vol. 4, Issue 6, pp. 187 – 193.
- Kishore, P. V. and Reddy, S. R. (2014), "Compensation of Reactive Power Using DSTATCOM", Journal of Electrical and Electronics Engineering, Vol. 9, Issue 1, pp. 17 – 27.
- Mahdianpoor, M., Kiyoumarsi, A., Ataei, M., Hooshmand, R. A. and Karimi, H. (2017),
  "A Multifunctional DSTATCOM for Power Quality Improvement", *Turkish Journal of Electrical Engineering and Computer Sciences*, Vol. 25, pp. 172 183.
- Mahesh, G. S., Hemachandra-Reddy, K. and Ravi-Kumar, H. M. (2016), "Harmonic Mitigation using DSTATCOM through a Current Control Technique", *Journal for Research*, Vol. 2, Issue 1, pp. 75 – 80.
- Mahmoud, Z., Naziha, A. A., Askar, B. and Shahrin, B. M. A. (2013), "Performance Evaluation of Custom Power Devices in Power Distribution Networks to Power Quality Improvement: A Review", *International Journal of Scientific and Engineering Research*, Vol. 4, Issue 5, pp. 44 – 49.
- Malleswararao, M., Balasubba-Reddy, M. and Meera-Shareef, S. K. (2015), "Reactive Power Compensation and Harmonics Mitigation Using Multilevel Inverterbased DSTATCOM with FLC Controller", *International Journal of Advanced Scientific Technologies in Engineering and Management Sciences*, Vol. 1, Issue 3, pp. 7 – 14.

- Mani, P. K. and Naidu, K. S. (2015), "Improvement of Power Quality Using Custom Power Devices", ARPN Journal of Engineering and Applied Sciences, Vol. 10, No. 8, pp. 3555 – 3560.
- Mikkili, S. and Panda, A. K. (2016), *Power Quality Issues: Harmonic Current*, Taylor and Francis Group LLC, New York, 1<sup>st</sup> edition, 185 pp.
- Mokhtari, A., Gherbi, F. Z., Mokhtar, C., Kerrouche, K. D. E. and Aimer, A. F. (2014), "Study, Analysis and Simulation of a Static Compensator D-STATCOM for Distribution Systems of Electric Power", *Leonardo Journal of Sciences*, Issue 25, pp. 117 – 130.
- Murugesan, M., Pari, R., Sivakumar, R. and Sivaranjani, S. (2016), "Different Types of Multilevel Inverter Topologies – A Technical Review", *International Journal of Advanced Engineering Technology*, Vol. 7, Issue 1, pp. 149 – 155.
- Padiyar, K. R. (2007), *FACTS Controllers in Power Transmission and Distribution*, New Age International Publishers, Bangalore, India, 1<sup>st</sup> edition, 549 pp.
- Pathan, A. I., Vanamane, S. S. and Chile, R. H. (2014), "Different Control Techniques of Dynamic Voltage Restorer for Power Quality Problems", *Proceedings of the 1st International Conference on Automation, Control, Energy and Systems*, pp. 1–6.
- Pawar, O., Dass, P. M. A. and Fathima, A. P. (2016), "Power Quality Improvement Using Compensating Type Custom Power Devices: A Review", *National Conference on Science, Engineering and Technology*, Vol. 4, Issue 6, pp. 155 – 158.
- Peeriah, K. C. and Rao, Y. S. (2017), "Enhancement of Power Quality Using Synchronous Reference Frame-based Fuzzy Control of MLI-DSATACOM", *International Journal* of Professional Engineering Studies, Vol. 7, Issue 2, pp. 164 – 170.

- Prasad, H. and Sudhakar, T. D. (2017), "Power Quality Improvement by Mitigation of Current Harmonics using DSTATCOM", 3<sup>rd</sup> International Conference on Science, Technology, Engineering and Management, pp. 691 – 697.
- Priya, R. S., Pratiksha, A. S., Shubhangi, R. T. and Mangesh, J. N. (2016), "A Review Paper on Mitigation of Power Quality Issues in Distribution System by Using DSTATCOM", *International Journal of Science, Engineering and Technology*, Vol. 4, Issue 2, pp. 441 445.
- Ramon, P. (2015), "Harmonics: Causes, Effects and Minimisation", <u>www.salicru.com</u> Accessed: January 24, 2019.
- Rani, R. S. and Jyothi, B. (2011), "VSC based DSTATCOM and Pulse Width Modulation for Power Quality Improvement", *International Journal of Engineering Trends and Technology*, Vol. 2, Issue 2, pp. 38 – 41.
- Rejil, C., Anzari, M. and Arun, K. R. (2013), "Design and Simulation of Three Phase Shunt Active Power Filter Using SRF Theory", *Journal of Advance in Electronic and Electric Engineering*, Vol. 3, No. 6 pp. 651 – 660.
- Rooh, U. A. S., Abdul, B. L. and Irfan, A. (2015), "Harmonics Analysis and Mitigation Using Passive Filter", Unpublished BSc Project Report, Mehran University of Engineering and Technology, Jamshoro, Pakistan, 54 pp.
- Sahana, C. B. (2015), "Study on Mitigation of Harmonics by Using Passive Filter and Active Filter", International Journal of Innovative Research in Computer and Communication Engineering, Vol. 3, Issue 5, pp. 254 – 274.
- Shazly, A. M., Aurelio, G. C., Abdel-Moamen, M. A. and Hasanin, B. (2013), "Dynamic Voltage Restorer System for Compensation of Voltage Sags: State-of-the Art Review", *International Journal of Computational Engineering Research*, Vol. 3, Issue 1, pp. 177 – 183.

- Snehal, R. D. and Dnyaneshwar, D. A. (2016), "A Review of Harmonics Detection and Measurement in Power System", *International Journal of Computer Applications*, Vol. 143, No. 10, pp. 42 – 45.
- Srikanth, T. (2013), "To Compensate AC Loads Using DSTATCOM", International Journal of Science and Research, Vol. 2, Issue 6, pp. 409 415.
- Tehrani, K. A. and Mpanda, A. (2015), "PID Control Theory", <u>www.researchgate.net</u> Accessed: January 21, 2019.
- Vivek, D. S. and Monika, D. (2016), "Review on Power Quality Improvement Using Custom Power Device", International Journal for Scientific Research and Development, Vol. 4, Issue 1, pp. 578 – 580.
- Wang, L., Chai, S., Yoo, D., Gan, L. and Ng, K. (2015), PID and Predictive Control of Electrical Drives and Power Converters Using MATLAB/Simulink, John Wiley and Sons, Singapore, 1<sup>st</sup> edition, 339 pp.
- Yap, H., Mohd, A. M. R., Khair, M. H. and Nashiren F. M. (2017), "Control Algorithms of Shunt Active Power Filter for Harmonics Mitigation: A Review", *MDPI Journal of Energies*, Volume 10, Issue 12, pp. 1 – 29.
- Yuriy, R., Sergey, R., Evgeny, C. and Pavel, V. (2016), Power Electronics: Basic Operating Principles, Design, Formulas and Applications, Taylor and Francis, New York, 1<sup>st</sup> edition, 478 pp.

## **APPENDICES**

## **APPENDIX A**

## HARMONICS STANDARDS

## **Table A1 IEEE 519 Current Distortion Limits**

Harmonic Current Limits for Nonlinear Load at the Point of Common Coupling with						
other Loads, for Voltages ranging from 120 V to 69 kV.						
Maximum O	Maximum Odd Harmonic Current Distortion in % of Fundamental Harmonic Order					ler
$I_{SC}/I_L$	$3 \le h < 11$	$11 \le h < 17$	$17 \le h < 23$	$23 \le h < 35$	$35 \le h < 50$	TDD
< 20*	4.0	2.0	1.5	0.6	0.3	5.0
20 < 50	7.0	3.5	2.5	1.0	0.5	8.0
50 < 100	10.0	4.5	4.0	1.5	0.7	12.0
100 < 1000	12.0	5.5	5.0	2.0	1.0	15.0
> 1000	15.0	7.0	6.0	2.5	1.4	20.0

(Source: Anon., 2014)

\*All power generation equipment's are limited to these values of current distortion,

regardless of actual  $I_{SC}/I_L$ .

where, h = harmonic order

Isc = maximum short circuit current at point-of-common-coupling

 $I_L$  = maximum demand load current (fundamental frequency) at point of common coupling

TDD = total demand distortion in % of maximum demand

## **APPENDIX B**

# C-SOURCE CODES FOR THE CONTROL SYSTEM

# File: <u>ControlSystem26R2.c</u>

1	/*
2	* File: ControlSystem26R2.c
3	*
4	* Code generated for Simulink model 'ControlSystem26R2'.
5	*
6	* Model version : 1.3
7	* Simulink Coder version : 8.12 (R2017a) 16-Feb-2017
8	* C/C++ source code generated on : Wed Mar 06 12:40:40 2019
9	*
10	* Target selection: ert.tlc
11	* Embedded hardware selection: Intel->x86-64 (Windows64)
12	* Code generation objectives:
13	* 1. Execution efficiency
14	* 2. RAM efficiency
15	* Validation result: Not run
16	*/
18	#include "ControlSystem26R2.h"
20	/* Private macros used by the generated code to access rt Model */
21	#ifndef rtmIsMajorTimeStep
22	<pre># define rtmIsMajorTimeStep(rtm) (((rtm)-&gt;Timing.simTimeStep) == MAJOR_TIME_STEP)</pre>
23	#endif
25	#ifndef rtmIsMinorTimeStep
26	<pre># define rtmIsMinorTimeStep(rtm) (((rtm)-&gt;Timing.simTimeStep) == MINOR_TIME_STEP)</pre>
27	#endif
29	#ifndef rtmGetTPtr
30	<pre># define rtmGetTPtr(rtm) ((rtm)-&gt;Timing.t)</pre>
31	#endif
33	#ifndef rtmSetTPtr
34	<pre># define rtmSetTPtr(rtm, val) ((rtm)-&gt;Timing.t = (val))</pre>
35	#endif
37	/* Continuous states */
38	X rtX;
40	/* Block signals and states (auto storage) */
41	DW rtDW;

```
43 /* Real-time model */
44 RT_MODEL rtM_;
45 RT_MODEL *const rtM = &rtM_;
47 /* private model entry point functions */
48 extern void ControlSystem26R2_derivatives(void);
50 /*
51 * This function updates continuous states using the ODE3 fixed-step
52 * solver algorithm
53 */
54 static void rt_ertODEUpdateContinuousStates (RTWSolverInfo *si)
55 {
56 /* Solver Matrices */
57 static const real_T rt_ODE3_A[3] = {
58 1.0/2.0, 3.0/4.0, 1.0
59 };
61 static const real_T rt_ODE3_B[3][3] = {
62 \{ 1.0/2.0, 0.0, 0.0 \},\
64 \{ 0.0, 3.0/4.0, 0.0 \},\
66 { 2.0/9.0, 1.0/3.0, 4.0/9.0 }
67 };
69 time_T t = rtsiGetT(si);
70 time_T tnew = rtsiGetSolverStopTime(si);
71 time_T h = rtsiGetStepSize(si);
72 real_T *x = rtsiGetContStates(si);
73 ODE3_IntgData *id = (ODE3_IntgData *) rtsiGetSolverData(si);
74 real_T *y = id->y;
75 real_T *f0 = id->f[0];
76 real_T *f1 = id->f[1];
77 real_T *f2 = id->f[2];
78 real_T hB[3];
79 int_T i;
80 int_T nXc = 8;
81 rtsiSetSimTimeStep(si, MINOR_TIME_STEP);
83 /* Save the state values at time t in y, we'll use x as ynew. */
84 (void) memcpy(y, x,
85 (uint_T)nXc*sizeof(real_T));
87 /* Assumes that rtsiSetT and Model Outputs are up-to-date */
88 /* f0 = f(t,y) */
89 rtsiSetdX(si, f0);
90 ControlSystem26R2_derivatives ();
```

```
92 /* f(:,2) = feval(odefile, t + hA(1), y + f*hB(:,1), args(:)(*)); */
```

```
93 hB[0] = h * rt_ODE3_B[0][0];
 94 for (i = 0; i < nXc; i++) {
 95 x[i] = y[i] + (f0[i]*hB[0]);
 96 }
 98 rtsiSetT(si, t + h*rt_ODE3_A[0]);
 99 rtsiSetdX(si, f1);
100 ControlSystem26R2_step();
101 ControlSystem26R2_derivatives();
103 /* f(:,3) = feval(odefile, t + hA(2), y + f*hB(:,2), args(:)(*)); */
104 for (i = 0; i <= 1; i++) {
105 \text{ hB[i]} = \text{h} * \text{rt ODE3 B[1][i]};
106 }
108 for (i = 0; i < nXc; i++) {
109 x[i] = y[i] + (f0[i]*hB[0] + f1[i]*hB[1]);
110 }
112 rtsiSetT(si, t + h*rt_ODE3_A[1]);
113 rtsiSetdX(si, f2);
114 ControlSystem26R2 step();
115 ControlSystem26R2_derivatives();
117 /* tnew = t + hA(3);
118 ynew = y + f^*hB(:,3); */
119 for (i = 0; i \le 2; i++)
120 hB[i] = h * rt_ODE3_B[2][i];
121 }
123 for (i = 0; i < nXc; i++)
124 \quad x[i] = y[i] + (f0[i]*hB[0] + f1[i]*hB[1] + f2[i]*hB[2]);
125 }
127 rtsiSetT(si, tnew);
128 rtsiSetSimTimeStep(si,MAJOR_TIME_STEP);
129 }
131 /* Model step function */
132 void ControlSystem26R2_step(void)
133 {
134 real_T rtb_Integrator;
135 if (rtmIsMajorTimeStep(rtM)) {
136 /* set solver stop time */
137 rtsiSetSolverStopTime(&rtM->solverInfo,((rtM->Timing.clockTick0+1)*
138 rtM->Timing.stepSize0));
139 } /* end Major Time Step */
141 /* Update absolute time of base rate at minor time step */
142 if (rtmIsMinorTimeStep(rtM)) {
```

```
143 rtM->Timing.t[0] = rtsiGetT(&rtM->solverInfo);
144 }
146 /* Sum: '<Root>/Sum4' incorporates:
147 * Constant: '<u><Root>/Load Current</u>'
148 * Constant: '<Root>/Source Current'
149 * TransferFcn: '<<u>Root</u>>/RL Filter Circuit'
150 */
151 rtDW.Sum4 = (10.526315789473685 * rtX.RLFilterCircuit_CSTATE + 1.0) - 1.0;
153 /* Sum: '<Root>/Sum' incorporates:
154 * Constant: '<Root>/Vdc-ref'
155 * TransferFcn: '<Root>/Nonlinear Load and Capacitor'
156 */
157 rtb Integrator = 650.0 - (0.0 * rtX.NonlinearLoadandCapacitor CSTAT[0] +
158 5.0E+7 * rtX.NonlinearLoadandCapacitor_CSTAT[1]);
160 /* Gain: '<S1>/Integral Gain' */
161 rtDW.IntegralGain = 1014.6 * rtb_Integrator;
163 /* Sum: '<Root>/Sum1' incorporates:
164 * Gain: '<Root>/Gain1'
165 * Gain: '<S1>/Proportional Gain'
166 * Integrator: '<S1>/Integrator'
167 * Sum: '<S1>/Sum'
168 */
<u>169</u> rtb_Integrator = (181.14 * rtb_Integrator + rtX.Integrator_CSTATE) - 0.5 *
170 rtDW.Sum4;
172 /* Gain: '<S2>/Integral Gain' */
173 rtDW.IntegralGain_o = 0.321453135977634 * rtb_Integrator;
175 /* TransferFcn: '<Root>/PWM Inverter' */
176 rtDW.PWMInverter = 0.0;
<u>177</u> rtDW.PWMInverter += 2702.7027027027029 * rtX.PWMInverter_CSTATE;
179 /* Sum: '<Root>/Sum3' incorporates:
180 * Gain: '<Root>/Gain2'
181 * Gain: '<S2>/Proportional Gain'
182 * Integrator: '<S2>/Integrator'
183 * Sum: '<S2>/Sum'
184 * TransferFcn: '<<u>Root</u>>/Nonlinear Load and Capacitor1'
185 */
186 rtDW.Sum3 = (0.175050208296888 * rtb_Integrator + rtX.Integrator_CSTATE_i) -
187 (0.0 * rtX.NonlinearLoadandCapacitor1_CSTA[0] + 5.0E+7 *
188 rtX.NonlinearLoadandCapacitor1_CSTA[1]) * 0.5;
189 if (rtmIsMajorTimeStep(rtM)) {
```

*190* rt\_ertODEUpdateContinuousStates(&rtM->solverInfo);

- 192 /\* Update absolute time for base rate \*/
- 193 /\* The "clockTick0" counts the number of times the code of this task has
- 194 \* been executed. The absolute time is the multiplication of "clockTick0"
- 195 \* and "Timing.stepSize0". Size of "clockTick0" ensures timer will not
- *196* \* overflow during the application lifespan selected.

197 \*/

- 198 ++rtM->Timing.clockTick0;
- *199* rtM->Timing.t[0] = rtsiGetSolverStopTime(&rtM->solverInfo);

201 {

- 202 /\* Update absolute timer for sample time: [0.008s, 0.0s] \*/
- 203 /\* The "clockTick1" counts the number of times the code of this task has
- 204 \* been executed. The resolution of this integer timer is 0.008, which is the step size
- 205 \* of the task. Size of "clockTick1" ensures timer will not overflow during the
- 206 \* application lifespan selected.

207 \*/

208 rtM->Timing.clockTick1++;

209 }

- 210 } /\* end MajorTimeStep \*/
- 211 }
- 213 /\* Derivatives for root system: '<<u>Root></u>' \*/
- 214 **void** ControlSystem26R2\_derivatives(**void**)
- 215 {
- 216 XDot \*\_rtXdot;
- 217 \_rtXdot = ((XDot \*) rtM->derivs);
- 219 /\* Derivatives for TransferFcn: '<<u>Root</u>>/<u>RL Filter Circuit</u>' \*/
- <u>220</u> \_rtXdot->RLFilterCircuit\_CSTATE = 0.0;
- <u>221</u> \_rtXdot->RLFilterCircuit\_CSTATE += -84.21052631578948 \*
- 222 rtX.RLFilterCircuit\_CSTATE;
- <u>223</u> \_rtXdot->RLFilterCircuit\_CSTATE += rtDW.PWMInverter;
- 225 /\* Derivatives for TransferFcn: '<<u>Root>/Nonlinear Load and Capacitor1</u>' \*/
- <u>226</u> \_rtXdot->NonlinearLoadandCapacitor1\_CSTA[0] = 0.0;
- <u>227</u> \_rtXdot->NonlinearLoadandCapacitor1\_CSTA[0] += -1.0E+7 \*
- 228 rtX.NonlinearLoadandCapacitor1\_CSTA[0];
- <u>229</u> \_rtXdot->NonlinearLoadandCapacitor1\_CSTA[1] = 0.0;
- <u>230</u> \_rtXdot->NonlinearLoadandCapacitor1\_CSTA[0] += -0.0 \*
- 231 rtX.NonlinearLoadandCapacitor1\_CSTA[1];
- <u>232</u> \_rtXdot->NonlinearLoadandCapacitor1\_CSTA[1] +=
- 233 rtX.NonlinearLoadandCapacitor1\_CSTA[0];
- <u>234</u> \_rtXdot->NonlinearLoadandCapacitor1\_CSTA[0] += rtDW.Sum4;
- 236 /\* Derivatives for TransferFcn: '<<u>Root>/Nonlinear Load and Capacitor</u>' \*/
- <u>237</u> \_rtXdot->NonlinearLoadandCapacitor\_CSTAT[0] = 0.0;

- <u>238</u> \_rtXdot->NonlinearLoadandCapacitor\_CSTAT[0] += -1.0E+7 \*
- 239 rtX.NonlinearLoadandCapacitor\_CSTAT[0];
- <u>240</u> \_rtXdot->NonlinearLoadandCapacitor\_CSTAT[1] = 0.0;
- 241 \_rtXdot->NonlinearLoadandCapacitor\_CSTAT[0] += -0.0 \*
- 242 rtX.NonlinearLoadandCapacitor\_CSTAT[1];
- 243 \_rtXdot->NonlinearLoadandCapacitor\_CSTAT[1] +=
- 244 rtX.NonlinearLoadandCapacitor\_CSTAT[0];
- <u>245</u> \_rtXdot->NonlinearLoadandCapacitor\_CSTAT[0] += rtDW.Sum4;
- 247 /\* Derivatives for Integrator: '<S1>/Integrator' \*/
- <u>248</u> \_rtXdot->Integrator\_CSTATE = rtDW.IntegralGain;
- 250 /\* Derivatives for Integrator: '<S2>/Integrator' \*/
- <u>251</u> \_rtXdot->Integrator\_CSTATE\_i = rtDW.IntegralGain\_o;
- 253 /\* Derivatives for TransferFcn: '<<u>Root</u>>/PWM Inverter' \*/
- <u>254</u> \_rtXdot->PWMInverter\_CSTATE = 0.0;
- <u>255</u> \_rtXdot->PWMInverter\_CSTATE += -2702.7027027027029 \* rtX.PWMInverter\_CSTATE;
- <u>256</u> \_rtXdot->PWMInverter\_CSTATE += rtDW.Sum3;
- 257 }
- 259 /\* Model initialize function \*/
- 260 **void** ControlSystem26R2\_initialize(**void**)
- 261 {
- 262 /\* Registration code \*/
- 263 {
- 264 /\* Setup solver object \*/
- 265 rtsiSetSimTimeStepPtr(&rtM->solverInfo, &rtM->Timing.simTimeStep);
- 266 rtsiSetTPtr(&rtM->solverInfo, &rtmGetTPtr(rtM));
- 267 rtsiSetStepSizePtr(&rtM->solverInfo, &rtM->Timing.stepSize0);
- 268 rtsiSetdXPtr(&rtM->solverInfo, &rtM->derivs);
- 269 rtsiSetContStatesPtr(&rtM->solverInfo, (real\_T \*\*) &rtM->contStates);
- 270 rtsiSetNumContStatesPtr(&rtM->solverInfo, &rtM->Sizes.numContStates);
- 271 rtsiSetNumPeriodicContStatesPtr(&rtM->solverInfo,
- 272 &rtM->Sizes.numPeriodicContStates);
- 273 rtsiSetPeriodicContStateIndicesPtr(&rtM->solverInfo,
- 274 &rtM->periodicContStateIndices);
- 275 rtsiSetPeriodicContStateRangesPtr(&rtM->solverInfo,
- 276 &rtM->periodicContStateRanges);
- 277 rtsiSetErrorStatusPtr(&rtM->solverInfo, (&rtmGetErrorStatus(rtM)));
- 278 rtsiSetRTModelPtr(&rtM->solverInfo, rtM);
- 279 }
- 281 rtsiSetSimTimeStep(&rtM->solverInfo, MAJOR\_TIME\_STEP);
- 282 rtM->intgData.y = rtM->odeY;

- 283 rtM->intgData.f[0] = rtM->odeF[0];
- 284 rtM->intgData.f[1] = rtM->odeF[1];
- 285 rtM->intgData.f[2] = rtM->odeF[2];
- 286 rtM->contStates = ((X \*) &rtX);
- 287 rtsiSetSolverData(&rtM->solverInfo, (void \*)&rtM->intgData);
- 288 rtsiSetSolverName(&rtM->solverInfo,"ode3");
- 289 rtmSetTPtr(rtM, &rtM->Timing.tArray[0]);
- *290* rtM->Timing.stepSize0 = 0.008;
- 292 /\* InitializeConditions for TransferFcn: '<<u>Root>/RL Filter Circuit</u>' \*/
- <u>293</u> rtX.RLFilterCircuit\_CSTATE = 0.0;
- 295 /\* InitializeConditions for TransferFcn: '<u><Root>/Nonlinear Load and Capacitor1</u>' \*/
- <u>296</u> rtX.NonlinearLoadandCapacitor1\_CSTA[0] = 0.0;
- 298 /\* InitializeConditions for TransferFcn: '<<u>Root</u>>/Nonlinear Load and Capacitor' \*/
- <u>299</u> rtX.NonlinearLoadandCapacitor\_CSTAT[0] = 0.0;
- 301 /\* InitializeConditions for TransferFcn: <u>'<Root>/Nonlinear Load and Capacitor1</u>' \*/
- <u>302</u> rtX.NonlinearLoadandCapacitor1\_CSTA[1] = 0.0;
- 304 /\* InitializeConditions for TransferFcn: '<<u>Root</u>>/Nonlinear Load and Capacitor' \*/
- <u>305</u> rtX.NonlinearLoadandCapacitor\_CSTAT[1] = 0.0;
- 307 /\* InitializeConditions for Integrator: '<<u>S1>/Integrator</u>' \*/
- <u>308</u> rtX.Integrator\_CSTATE = 0.0;
- 310 /\* InitializeConditions for Integrator: '<<u>S2>/Integrator</u>' \*/
- <u>311</u> rtX.Integrator\_CSTATE\_i = 0.0;
- 313 /\* InitializeConditions for TransferFcn: '<<u>Root</u>>/PWM Inverter' \*/
- <u>314</u> rtX.PWMInverter\_CSTATE = 0.0;
- 315 }
- 317 /\*
- *318* \* *File trailer for generated code.*
- 319 \*
- *320* \* [EOF]
- 321 \*/

#### Index

#### A

AC and DC quantities, 46 AC bus voltage, 25 AC bus voltage magnitude, 25 AC bus voltage system, 25 AC components, 46 AC/DC link voltage schemes, 29 AC Mains, 26 AC power system, 26 AC system, 25–26 Active and passive filters, 7 Active Filtering of Harmonics, 17 active filters, 8-9, 15-18, 31, 85 hybrid, 17 active filters inject, 17 active power filters, 19, 25, 29, 32, 81, 85 based 3-Phase Shunt, 80 active shunt filters, 17–18 AC voltage, 19, 38, 48 fundamental, 48 AC voltage output, 18, 34 ac waveform, 8 basic output, 18 alternating voltage level, desired, 19 amperes, 14, 37–39, 42, 45–47, 51, 57, 60 amplitude, 1, 12, 14 application lifespan, 92 arrangement, 34, 38 main circuit, 34 axis, 45, 57 direct, 43, 57 quadrature, 43

#### B

bills, high, 6
block, 44, 63, 69
block diagram general, 54–55 simplified, 42, 56
block resonance, 17
Block signals and states, 88
bridges, 24
building designers, 13
bulky, 16, 22

### С

cables, 1, 6 calculation, 16, 21, 43, 76 capacitance, 25, 50-51 capacitance requirements, 21 capacitor banks, 3, 6 capacitor DC link voltage, 31 capacitor dc voltage whiles level, 31 capacitor dielectric, 3 capacitor inverter, 22 capacitors, 2-3, 8, 20-22, 25, 34, 49-51, 58, 91-92, 94 capacitor value, 50 capacitor voltage, 63 corresponding dc, 68 capacitor voltage level, 21 carrier-based pulse width modulation, 52 cascade, 23, 53 cascaded H-bridge inverter, 29, 31 cascaded multilevel H-bridge inverter, 30 cascaded multilevel inverter, 23 five-level, 30, 32 categories, main, 3, 16–17 cause damage, 6 cause equipment insulation stress, 3 circuit, 18, 21, 34, 37, 49, 68, 82 combined, 18 commutation, 2 short, 3, 87 special H-bridge, 23 circuit breakers, 2, 35, 68 circuit design, 18, 65 circuit diagram, 38, 49 circuit impedance, 37 clamped multilevel inverter, 20, 30, 34 clamped type, 20-21 clamping capacitors, 21-22 clamping diodes, 21–22 classification, 49, 82 closed loop control system, 54-55, 57 closed-loop system, 28 code, 88, 92 generated, 88, 94 code generation objectives, 88 combination, 8-9, 12, 16, 18, 32 combination of active series, 18 Communication circuits, 3

comparator, 52-53 compensating, 27, 30-31, 41, 51, 79 compensating currents, 29, 43 compensating problems, 25 compensation, 27, 29, 32, 38-39, 41, 85 based, 27 better, 32 complete reactive power, 29 compensation of reactive power, 16, 30-32,83 compensation techniques, 11 compensator, 3, 30 compensator currents, 43 components, 7, 34, 42-43, 45-47, 51, 57 phase stationary, 43 computer simulations, 5-6, 9, 63, 65 conductors, 2 configurations, 16, 18, 42 parallel, 16 connection, 16, 35 consistency, 69 const, static, 89 constant, 18, 53-54, 91 switching time, 59 constant DC voltage, 34, 63 constant encouragements, iv constant magnitude, 1 constant support, iv constant voltage, 38, 58, 63, 67 construction, normal, 37 constructional features, 37 consumers, 2, 6, 15, 77 consumer's premises, 6 contributions, 10 control, 2, 21, 29–32, 34, 40, 43, 52, 58, 79.84 control algorithms, 5, 9, 20, 40, 43, 86 control circuits, 6, 44 controller design, 30 controller execution results, 40 controller modifies. 28 controllers, 24, 28, 32-33, 40, 50, 54, 57-58, 63, 77-78, 80 designing, 32, 47 static. 24 controllers transform, 47 control loops, 54, 57 control methods, 32 control mode, 25 dual, 27

control stages, 44 control strategy, 32 control structure, 54 control system, 9-10, 28, 53-54, 56-57, 60-63, 65, 67, 69-70, 72-73, 75, 77, 88 control system design, 54, 62-63 control system of DSTATCOM, 78 control system performance, 76 control system response graph, 75 control system SN, 29 control techniques, 29, 32-34, 82 control unit, 40 contStates, 93-94 conversion, 18, 43, 46 ac power, 19 dc-to-ac power, 20 reverse, 43, 45 conversion blocks, 45 converters, 3, 12, 17–18, 21, 23, 25 2-level, 18 based two-level, 18 conventional two-level, 19 diode-clamped, 22 electronic, 10 cost, 16, 23 nominal, 27 counterbalance, 16 currents, 1-2, 10, 14, 40, 43, 46, 57 distorted line, 32 dq, 46 inject harmonic, 16 mitigate harmonic, 25 tertiary, 38 total d-axis, 46 Current Waveforms, 68-70, 72-73 Custom Power Device (CPD), 5, 9-10, 24-25, 27, 81, 83-84, 86 custom power devices, 5, 9–10, 24–25, 27, 81, 83, 86 Custom Power Devices for Mitigation of Harmonics. 24 Custom Power Devices for Power Quality Improvement, 81

## D

DC bus, 20 dc bus, common, 21 DC capacitors, 18, 25, 49–51, 59 large, 26

dc capacitor size, 18 DC capacitor voltage, 30, 34, 58, 63 DC components, 46 DC-Link Bus Voltage, 50 DC-link capacitor, 30, 48, 57 DC link capacitor acts, 40 DC-link capacitor voltage controller, 57 DC link voltage, 25 DC-link voltage controller, 30 DC link voltage regulation, 31–32 DC part, 46 DC quantities, 46 DC signals, 37 dc source, separate, 23 DC source input voltage, 49 dc sources, 24, 26 dc source side, 18 dc source voltage, 40 DC source whiles, 19 DC voltage, 18–19, 25, 34, 40, 50, 67, 77 minimum, 50 dc voltage controller, 54 deadbeat prediction controller, 30 depicts, 40, 54 derivative gain, 28 derivatives, 89-90, 92-93 Derivatives for root system, 92 derivs, 92–93 design, 9, 12, 28, 34, 53-54, 77-79, 85-86 designed control system, 77 device, 2, 7, 21–22, 27, 30, 37–38, 52 commutating, 26 effective, 2 electrical load, 8 electronic, 8, 12, 17, 19, 24 protective, 3, 6 semiconductor, 33 storage, 51 device voltage, 31 difference, 24, 28, 51-52 main. 10 differential equations, 39 diode, 20, 26, 30 n-level, 20 three-level, 34 diode bridge, 34 diode-rectifier, 34 discharges, 21, 51 partial, 3

displacement, 9 display, 63 distortion, 1, 12-14, 39, 69, 87 periodic, 7 sine waveform, 1 total demand, 8, 13, 15, 87 distortion results, 1 distribution, 29, 84 discrete spatial, 1 distribution network, 37 distribution systems, 2, 5, 16, 30, 34, 50, 77, 84-85 distribution transformer, 34 disturbances, 8, 38, 69 **D-Q** Transformation, 43 D-STATCOM, 25 **DSTATCOM** (Distribution Static Compensator), 2, 5-6, 25-26, 29-32, 34-35, 37-41, 43, 47, 50, 54, 63, 65-66, 68-80, 82-83, 85-86 DSTATCOM based, 26, 29-32, 34, 65, 83, 85 inverter-based, 30-31, 33 model-based, 30 theory-based, 76 **DSTATCOM**-based device, 5 **DSTATCOM** Connected, 69 **DSTATCOM** Control Algorithms, 79 **DSTATCOM** for harmonic compensation, 29 **DSTATCOM** for harmonic mitigation, 9 **DSTATCOM** for Power Quality Improvement, 82-83 DSTATCOM implementation, 5 DSTATCOM operation, 41 DSTATCOM performance, 77 DSTATCOM performance improvement, 31 DSTATCOM's control scheme, 29 **DSTATCOM** structure, 31 **DSTATCOM** supplies, 26 DSTATCOM terminals, 26 DSTATCOM whiles fuzzy logic controller, 29 duration outages, short, 22 dv/dt, 32 lower, 30 DVR (Dynamic Voltage Restorer), 25, 27 dynamic system, 28

#### Е

effectiveness, 53, 63, 65 reference tracking, 77 electrical pollution, 10 electricity bills, high, 6 electric power consumers, 24 electric utilities, 1 electronic technologies, 17 ncouragement, iv endif, 88 energy, 30, 84 energy meters, 6 energy storage capacitor, 67 energy storage device, 26, 40, 50 energy storage element, 48 enlightening conversations, iv equipment, 2, 25 consumer. 3 damaged, 6 electronic, 13 power distribution, 1 power electronics, 77 power generation, 87 user, 1 equipment overheating, 3 error, 47, 57–58 steady state, 29, 31 steady-state, 28 tracking, 28 error signal, 28, 57 error voltage signal, 58 Excessive overheating, 2 excitation magnetic field, 1 Execution efficiency, 88 experience interference, 2 expression, 14-15, 36, 42, 51 extraction, 31-32, 34, 44-45 better. 32

#### F

farad, 50 feedback control, 28 feval, 89–90 FFT (Fast Fourier Transform), 69 File trailer, 94 filter circuits, 16–17 active, 17 filter inductance, 59, 66 filter inductor, 51 filtering, 7, 11, 46, 52 filtering concepts, active, 16 filtering schemes, active, 16 filter output, 60 filter resistance, 59 filters, 8-9, 15-16, 51, 53, 59 conventional, 31 first order, 51 inductor, 51 install, 15 interface RL, 34 passive shunt, 18 five level voltage output, 31-32 flying capacitor, 21 flying capacitor multilevel inverter, 21 frame, 43, 47-48, 57 abc, 47 rotating, 46 synchronous, 46 frequency, 1-2, 7-8, 10-12, 16, 19, 32, 35, 47, 66 angular, 36 carrier, 52 line, 66 lower switching, 19, 26 modulation, 52 tuning, 16 frequency bandwidth, 16 frequency modulation ratio, 52 frequency range, 16 fuel cell. 23 functions, 27, 34, 37, 40 main, 25, 27, 34, 40, 48, 57 model initialize, 93 model step, 90 primary, 2 private model entry point, 89 function updates, 89 fundamental component, 7, 13, 19, 42, 46 fundamental frequency, 1, 7, 10-11, 14, 16, 52, 87 real. 34 fundamental frequency signal, 3-4 fundamental frequency sine wave, 12 Fundamental Harmonic Order, 87 fuzzy-based DSTATCOM controller, 29 fuzzy logic controller, 29, 31-32

### G

gain integral, 28, 57–58, 91 proportional, 28, 57–58, 91 gain parameter, 28–29 gallant supervisors, iv gate pulses, 30–31, 33 gate signal generator, 52 generation, 31–32, 34, 47, 52 point of, 1 real time, 30 generator stator slots, 1

#### H

harmonic compensation, 16, 29 Harmonic component in power systems, 13 harmonic components, 7, 11, 14, 16–17, 32,46 filtering, 17 major distorting, 8 harmonic content, 5, 7-8, 13, 37, 69, 75, 78 high, 5, 18, 65 level of, 14, 16 reduced, 19 harmonic currents, 1, 3, 11–12, 15, 32, 41,84 harmonic distortion, 1–2, 5–7, 12 advantages of reduced, 29, 32 minimal, 25, 48 zero, 1 Harmonic distortion in power systems, 2 harmonic distortions, lower, 30 Harmonic filter, 7, 15 modern active. 14 harmonic filtering, 30 harmonic frequency components, 1-2 harmonic indices, 13 harmonic level, required, 17 harmonic mitigation, 9-10, 18-20, 24, 29-32, 63, 78-79, 82-83, 85-86 harmonic mitigation methods, 9 harmonic mitigation techniques, 10 harmonic order, 14-15, 87 harmonic part, 46 harmonic resonance, 7 harmonics, 1-8, 10-14, 16-17, 19-20, 24-25, 29, 31-34, 37, 40, 42-43, 66-69, 76-77, 81, 83, 85 effect of, 3, 15, 19, 63 excessive, 15 generated, 63

injecting, 39 major, 7 measured, 15 mitigate, 5, 65 mitigating, 2, 18, 25, 30, 33 negative sequence, 13 odd, 11 opposite, 17 power system, 10, 15 safeguard, 53 total, 14, 63 zero sequence, 13 harmonics cause, 3 Harmonics in power systems, 2 harmonics levels, 76-77 harmonics reduction, 33, 38, 68, 70, 75 harmonic suppression, 31 harmonic voltage distortion, 3 harmonic waveforms, 3, 13 H-bridge multilevel inverter, 20 H-bridges, 20, 23, 31, 78 based Five-Level Cascaded, 80 hertz, 51–52 High harmonic content in power systems, high-voltage applications, 18 Hybrid harmonic filters, 17 hybrid multilevel inverter, 24

## 

impedance, 8, 10, 12 constant load, 8 feeder. 35 internal, 35 impedance path high, 16 low, 15–16 impedance voltages, 1 implementation, 7, 57, 60, 77 complete circuit, 63-64 improvement, 77, 81-82, 84 Impulsive transient, 7 inaccuracies, 3 Increase Eliminate, 29 inductance, 25, 34, 39 interfacing, 51 inductors, 8 interface, 51 innermost capacitor, 22 Innovative Research, 85

input, 19, 28, 34, 48, 57-58, 63 input DC voltage, 49 input ripple, 50 input source, 50 input transformers, 23 input value, desired, 28 installation, 3, 9, 14, 70 industrial, 1, 3 Instantaneous Reactive Power (IRP), 32 intermediate dc levels, 21 interruption, 27 intersection, 52 Inverse-Clark transformations, 43 Inverse-Park transformations, 43 inverter, 8, 18–19, 22, 25, 31–32, 34, 40, 47-48, 50, 52-53 clamped, 21 n-level. 21 single, 21 inverter circuits, 19 inverter DSTATCOM, 30 inverter switches, 32 inverter voltage, 58 isolation transformer, 37–38 winding, 37, 40, 78

### L

La, 45  $L\alpha L\beta, 45$ Laplace transform, 57–58, 60 Laplace transform of error signal, 57 Laplace transform of output signal, 57 LCL harmonic filter, 31 Ld, 37, 45-46 leakage reactance, 25, 37 level diode, 21 level flying, 22 Level Flying Capacitor Inverter, 22 level Neutral Point Clamped, 33 Level Neutral Point Clamped Voltage Source Inverter, 48–49 level NPC multilevel inverter, 49 levels, 1, 5, 10, 21–22, 24, 31–32, 34, 37, 49, 66, 75 five, 29-30 multiple, 26 relative, 52 level Voltage Source Inverter, 40 linear load, 8, 10, 34, 39, 60, 66–67 linear system, desired, 11

line impedance, 16 link Capacitor, 22, 66 load, 9-12, 15, 17, 25, 27, 29-31, 33-40, 43, 45-46, 53, 63, 69-70, 72-73, 75-76,79 changing, 18 compensating, 25 connected, 35, 63, 77 connected unbalanced, 38 electrical, 8 first. 62 maximum demand, 15, 87 non-linear, 12, 18, 34 reducing, 31 resistive, 38 sensitive, 27 static, 18 total AC. 39 unbalanced, 30 load condition, 15 Load Current, 2, 39, 45, 91 fundamental reactive, 46 load harmonic, 46 nonlinear, 42, 76 load inductance, 39 nonlinear. 59 load point, 14 load resistance, 39 nonlinear, 59 load voltage, 29 M magnitude, 19, 25, 35, 40, 47-48, 62-63, 75-77 large, 16, 63 total, 15 magnitudes, corresponding, 75 main dc, 22 main dc bus capacitors, 22 mathematical modelling, 30, 81 mitigate harmonic components, 30 mitigating voltage sag, 27 mitigation, 19, 32, 75, 80, 83, 85 mitigation level, 76 modularised layout, 23 modulated pulses, 52

multilevel, 22, 31, 33 cascaded H-bridge, 29–30 Multilevel Converter for Harmonic Mitigation, 19 multilevel converters, 19–20, 31 multilevel inverter, 19–22, 29, 31–32, 49, 83 multilevel inverter topologies, 20, 23, 84 multilevel state-space, 30 multilevel VSI, 32 multiples, 1, 11–12 integral, 1 multiplication, 92 multi-source, 20 multi-source multilevel inverters, 78

#### Ν

nonlinear elements, 7 NonlinearLoadandCapacitor, 92–93 nonlinear loading, 62, 76 first, 63 nonlinear loading level, 76 nonlinear loads, 1, 8, 10–12, 17–18, 29– 30, 32–34, 41–42, 59–60, 62–63, 65, 68–70, 72–73, 75–78, 91–92, 94 connected, 62 minor, 53 non-power frequency change, 7 non-sinusoidal, 10 non-sinusoidal nature, 11

### 0

ODE3, 89-90, 94 ODE3 fixed-step, 89 odeF, 94 odefile, 89-90 operation, 20, 25, 39, 49, 52, 69 steady-state, 8 operation instability, 2 operation monitor, 17 **Optimisation algorithms**, 78 output, 19, 28, 40, 48, 53, 58 desired, 28 width, 52 output filter, 65 output harmonics, 30-31 output signal, 28, 57-58 output voltage, 19, 30, 50, 57 desired. 40 line-to-line, 66, 68 output voltage levels, 18, 23-24, 30 output voltage levels and number of switches, 23-24 output voltage waveform, 31

output waveform, 30 smooth stepped, 30 output waveforms, required, 40 overflow, 92 overheating, 2, 13 overloading factor, 51 overshoot, 28–29 Overvoltage, 8

## P

packaging, 22-23 Parameter Value, 66 Park and Inverse-Park transformations, 43 Park's transformation, 43, 45 Passive filtering technique, 15 passive filters, 7-9, 16-17, 85 passive series, 16, 18 passive shunt, 16 connected, 18 PCC (Point of Common Coupling), 9, 35-36, 39-40, 45, 51, 53, 65-66, 68, 77,87 PCC, utility, 37 performance, 3, 20, 26, 29, 31, 60, 65, 69, 77, 83 better, 19-20, 78 better dynamic, 31 cascaded H-bridge inverter, 31 effective, 32 transient, 30 periodicContStateIndices, 93 periodicContStateRanges, 93 Periodic waveforms, 1, 11 phase, 13, 17, 25, 30, 34, 39, 44-45, 49, 52,65 phase AC, 38 phase angle, 26 phase components, 45 phase currents, 37, 39, 45 phase difference, 36 phase inductances, 37 phase load currents, 45 phase quantities, 45 phase redundancies, 22 phase rotation, 13 opposite, 13 phase sequences, 13 phase shift, 9 phase shift control, 29

phase shunt, 31, 85 phase stationary, 43 phase stationary frame, 45-46, 48 phase stationary frame abc, 46 phase synchronous frame, 45-46 phase vectors, 13, 36 phase voltages, 20, 37, 48, 50 grid, 50 polarity, 7 opposite, 8 position, 49 Positive sequence harmonics, 13 power, 2, 6, 8, 10, 14–15, 17, 19, 24, 39, 50, 77, 82 electric, 84 electrical, 10 real, 26 reliable. 24 power consumer, 1 power disruption, 27 power distribution systems, 2, 5–6, 9–11, 14, 24–25, 27, 29–30, 32–34, 43, 65-66, 69-70, 77-78 electric, 5-6 harmonics in, 2, 10, 31 kV, 29 power factor correction, 29 power frequency, 2, 7–8 powergui, 69 power network, 12 electrical, 12 power quality, 5, 30, 77, 81-84 Power Quality Enhancement, 81 Power Quality Improvement by Mitigation of Current Harmonics, 85 power quality levels, improved, 29 power quality problems, 6, 77, 84 based, 5 generated, 27 mitigating current-based, 25 solving, 27 power source, 1, 8, 12 stiff, 34–35, 65 power supplies, 12 computer, 3 power supply source, 38 power system frequency, 11 power systems, 1-3, 6-7, 13, 15-17, 19, 26, 82, 86 operating, 47

power variations, 25 pulse height, low, 19 Pulse-width modulation, 8 Pulse Width Modulation. See PWM pv, 58 PWM (Pulse Width Modulation), 18, 32, 40, 53, 85 **PWM** hysteresis, 32 level shifting, 31 shifted, 31 PWM control, 52 PWM controller, 20, 31 PWM Inverter, 91, 93-94 **PWMInverter**, 93 PWM technique, 33 multi-carrier, 30 shifted. 30

#### Q

quality, 12–13, 19, 24, 52, 77 Quality Improvement, 82 quantities, 7, 45 alternating, 7 fundamental, 8

# R

ratings, 20, 34 ratio, 7-8, 14-15, 52 modulation, 52 turn's, 35 unity transformation, 37 reactive power, 2, 17, 25, 29, 31-32, 38, 83 reactive power demand, 38 reactive power exchange, 25 reactive power flows, 22 real power flow, 21 recommendations, 9, 77 rectifier, 23, 38-39 bridge, 38 industries use. 12 reduced harmonic distortion, 29, 32 reference compensation currents, 32 required, 32 reference currents, 31, 34, 43 extraction of, 40, 43 phase stationary frame compensation, 47 reference DC voltage, 58

reference frame, 43-44 reference frame theory, 29 reference input, 28 reference signal, 54 reference source currents, 43 reference voltages, 57, 76 reference waveform, 52 reliability, high, 27 resistance, 34, 39, 66 dielectric insulation, 51 equalising, 51, 66 resistive, 36, 38 resistors, 8, 51 equalising, 51 resonant controller, proportional, 31 response, 62-63, 67-68, 70, 72-73, 75 corresponding, 70 fast. 27 transient, 28 responsiveness, 68, 76–77 Revenue billing, 3 RL Filter Circuit, 91–92, 94 robustness, 53, 62 root, 8, 13, 91–94 root system, 92 rt, 89–91 rtb, 90-91 rtDW.IntegralGain, 91, 93 rtDW.PWMInverter, 91-92 rtDW.Sum3, 91, 93 rtDW.Sum4, 91–93 &rtM, 89–94 rtM, 88, 90-94 const, 89 rtmGetTPtr, 88 ifndef, 88 rtmIsMajorTimeStep, 88, 90-91 ifndef, 88 rtmIsMinorTimeStep, 88, 90 ifndef, 88 rt Model. 88 rtmSetTPtr, 88, 94 ifndef, 88 rtsiGetContStates, 89 rtsiGetSolverData, 89 rtsiGetSolverStopTime, 89, 92 rtsiGetStepSize, 89 rtsiGetT, 89, 91 rtsiSetContStatesPtr, 93 rtsiSetdX, 89-90

rtsiSetdXPtr, 93 rtsiSetErrorStatusPtr, 93 rtsiSetNumContStatesPtr. 93 rtsiSetNumPeriodicContStatesPtr. 93 rtsiSetPeriodicContStateIndicesPtr, 93 rtsiSetPeriodicContStateRangesPtr, 93 rtsiSetRTModelPtr, 93 rtsiSetSimTimeStep, 89-90, 93 rtsiSetSimTimeStepPtr, 93 rtsiSetSolverData, 94 rtsiSetSolverName, 94 rtsiSetSolverStopTime, 90 rtsiSetStepSizePtr, 93 rtsiSetT, 89-90 rtsiSetTPtr, 93 rtXdot, 92–93 rtX.Integrator, 91, 94 rtX.NonlinearLoadandCapacitor, 91, 93-94 rtX.NonlinearLoadandCapacitor1, 91-92, 94 rtX.PWMInverter, 91, 93-94 rtX.RLFilterCircuit, 91-92, 94 S self-supporting DC voltage bus, 26 separate PI, 57 series circuit, 27 series H-bridge, 23 setpoint value, 58 Setup solver object, 93

short-duration variation, 7

showing, 71, 73–74 shunt, 17–18, 25, 29

active, 18

based, 32

carrier. 52

gating, 34

desired, 32, 43

measured, 54

power factor, 29

fundamental, 52

shunt capacitor, 8 shunt circuit, 27

shunt compensator, 34

signals, 15, 43, 52, 57-58, 60

sinusoidal modulation, 52

simulations, 34-35, 62-63, 66, 84-85

simulation results, 7, 66, 68

Simulation Test Results, 66

perfect, 2 single voltage level, inner, 22  $\sin \omega t. 36$ sinusoid. 1 sinusoidal, 10-11, 49, 69 sinusoidal ac, 40 sinusoidal AC voltage, 25, 48 sinusoidal component, 11 sinusoidal pulse width modulation, 52 sinusoidal voltage source, 10 sinusoidal wave, 1, 12 smooth, 12 sinusoidal waveform, 1, 52, 66-67 perfect, 2 sinusoidal waveform distortion, 1 solar battery, 23 source, 6, 19, 23, 29–30, 33, 35, 37, 41– 42.60.69.87 controlled, 25 major, 1 sinusoidal, 42 source converter, 17, 26 phase two-level voltage, 19 source impedance, 36, 66 source inductance, 36-37 source multilevel inverters, single, 20 source resistance, 36 source voltage, 29, 36, 47, 63, 67–69 source voltage and current waveforms, 63, 67-68, 70, 72-73 source voltage signal, 47 SRF (Synchronous Reference Frame), 30, 32, 34, 40, 44, 47, 76, 78, 82 SRF control, 34 SRF control in combination, 32 SRF control technique, 30 SRF/MCPWM Control of MLI-STATCOM in Power Distribution Networks, 80 SRF method, 45 modified, 30 SRF theory and PI controller techniques, 33 stationary, 43 stationary frame, 31, 45 two-phase, 45 stationary structure, 45 step, 43, 88–90, 93 minor time, 90 reduced voltage, 32

step size, 92 storage, 58 auto, 88 storage capacitor, 58 structure, 40-41, 43, 45 basic, 34 rotating, 43 subtracting, 7, 41, 58 supply, 6, 10, 12, 26, 33, 39-40, 65 supply input, 37 supply source, 77 supply system, 7 public power, 9 switches, 21, 23-24, 29, 40, 49-50, 52 electronic, 8, 15 switching angles, 20 switching design, 20 switching devices, 18, 40 switching frequency, 18, 51-52, 59 switching frequency inverters, high, 51 switching losses, 18 reducing, 29, 32 switching power losses, lower, 19 switching pulses, 31-32, 40 switching signals, 32, 40, 54 switching time delay, 58–59 switching voltage signal, 58 synchronisation angle/phase, 47 synchronism, 46 system, 7-9, 11-12, 15-16, 18, 27-28, 30-32, 34-35, 38-39, 44, 50, 52, 63-66, 68-70, 75, 77 system arrangement, 63 system failure, 2 system fh, 11 system performance, 16 system's ability, 63

### Т

terminals, 25 theory, 30–32, 34, 40, 43 instantaneous reactive power, 31–32 three-phase, 25, 45, 48 thyristor firing errors, 3 time interval, 66, 68 time period, 8, 28, 50 times, 4, 8–9, 12, 28–29, 43, 52, 62, 70, 88–90, 92–93 absolute, 90, 92 sample, 92

set solver stop, 90 topologies, 17, 20, 22, 24 flying capacitor, 20 transfer function, 59 representative, 57-58 transfer function version, 60-61 transform, fast fourier, 69 transformation, 43-45 inverse, 46 transformation angle, 45, 47-48 transformers, 1–2, 6, 37 coupling, 25 isolating, 37 winding, 35, 37-38, 65 transformer units, 13 transistors, 49 lower, 49 upper, 49 transmission, 37 triangular carrier, 32 triple, 62, 70 triplen harmonics, 13 tripping, 2 false, 3 nuisance, 13 tuning, 17, 63, 69, 77–78 designed, 63 two-level inverters, 20

#### U

Unbalanced PCC Voltages and Loads, 79 unidirectional, 7 Unified Power Quality Conditioner (UPQC), 25, 27 Unified Power Quality Controller, 27 Unity Feedback Control System, 28 unity power factor, 30 upstream, located, 9 utilisation, 17 utilities systems, 38 utility companies, 6 utility customer Point, 35 Utility meters, 2

### V

voltage, 2–4, 7–8, 10, 15, 21–22, 25, 27, 36, 38, 40, 43, 47, 53–54, 67, 77–78 applied, 1, 8, 10 carrier, 52 constant DC-link, 58

corresponding, 48 fundamental frequency, 15 generated, 1 harmonic, 12, 14-15 highest, 37 input, 48 instantaneous, 48 intermediate, 37 line grid, 50 load-side, 27 lowest, 37 nominal, 8 peak, 3 required, 40 reverse, 26 separate dc power supply, 23 sinusoidal, 1, 11 sinusoidal control, 52 solving, 27 staircase, 49 supplied, 2, 12 supply, 12, 66 terminal, 44 tertiary, 38 voltage change, 37 voltage compensation, 25 voltage control, 34, 40 voltage controller, 57–58 fast-acting DC-link, 30 voltage distortion, 1, 12, 15 voltage distribution systems, low, 78 voltage flicker, 2 voltage fluctuations, 2 voltage harmonics, 6, 12, 15, 33, 77 voltage harmonic waveforms, 11 voltage increment, 22 voltage level results, 30 voltage levels, 19-20, 22, 30, 49-50 voltage loop, 53 major, 53 voltage magnitudes, 25 voltage output, 49 voltage phase vectors, 35 voltage profile, 38 voltage ratings, 18, 37 voltage regulation, 29-30 capacitor dc, 29 voltage signal, 52 inverter output, 58 measured DC, 58

voltage source converter, 17-18, 26 voltage source inverter, 19, 34 voltage sources, 21, 23, 25 phase AC, 35 separate, 23 voltages ranging, 87 voltage systems, high, 14 voltage values, 47, 57 steady state, 76 voltage variation, 51 voltage vector, 47-48 voltage waveforms, 1, 9, 12-13, 69 desired output, 32 input ac, 8 normal power, 8 volts, 6, 36-38, 48-50, 58 VSI (Voltage Source Inverter), 19, 25, 34, 40, 48–50, 57, 59, 68, 77, 79, 83 VSI 3-Level NPC, 67 filtered injected, 42 level NPC, 52, 65, 78 three-level NPC, 66, 68 VSI phase angle, 26 VSI switches, 41 VSI voltage magnitude, 25 W waveform and Spectrum, 71, 73-74 waveforms, 2, 8, 10–14, 17, 30, 36, 39, 41, 49, 52, 63, 67–69, 71, 73–74 carrier, 52 corresponding, 63, 68 ideal, 69 normal, 8 pulse, 52 showing, 71–72 square, 66 waveforms whiles, 63 width pulses, 8 windings, 37-38 secondary, 37 separate, 37 tertiary, 37 wire, 25